2007-09-11 20:13:17 -06:00
|
|
|
/*
|
|
|
|
* linux/arch/arm/mach-pxa/mfp.c
|
|
|
|
*
|
|
|
|
* PXA3xx Multi-Function Pin Support
|
|
|
|
*
|
|
|
|
* Copyright (C) 2007 Marvell Internation Ltd.
|
|
|
|
*
|
2007-10-30 01:01:38 -06:00
|
|
|
* 2007-08-21: eric miao <eric.miao@marvell.com>
|
2007-09-11 20:13:17 -06:00
|
|
|
* initial version
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/io.h>
|
|
|
|
|
|
|
|
#include <asm/hardware.h>
|
|
|
|
#include <asm/arch/mfp.h>
|
|
|
|
|
|
|
|
/* mfp_spin_lock is used to ensure that MFP register configuration
|
|
|
|
* (most likely a read-modify-write operation) is atomic, and that
|
|
|
|
* mfp_table[] is consistent
|
|
|
|
*/
|
|
|
|
static DEFINE_SPINLOCK(mfp_spin_lock);
|
|
|
|
|
|
|
|
static void __iomem *mfpr_mmio_base = (void __iomem *)&__REG(MFPR_BASE);
|
|
|
|
static struct pxa3xx_mfp_pin mfp_table[MFP_PIN_MAX];
|
|
|
|
|
|
|
|
#define mfpr_readl(off) \
|
|
|
|
__raw_readl(mfpr_mmio_base + (off))
|
|
|
|
|
|
|
|
#define mfpr_writel(off, val) \
|
|
|
|
__raw_writel(val, mfpr_mmio_base + (off))
|
|
|
|
|
|
|
|
/*
|
|
|
|
* perform a read-back of any MFPR register to make sure the
|
|
|
|
* previous writings are finished
|
|
|
|
*/
|
|
|
|
#define mfpr_sync() (void)__raw_readl(mfpr_mmio_base + 0)
|
|
|
|
|
|
|
|
static inline void __mfp_config(int pin, unsigned long val)
|
|
|
|
{
|
|
|
|
unsigned long off = mfp_table[pin].mfpr_off;
|
|
|
|
|
|
|
|
mfp_table[pin].mfpr_val = val;
|
|
|
|
mfpr_writel(off, val);
|
|
|
|
}
|
|
|
|
|
|
|
|
void pxa3xx_mfp_config(mfp_cfg_t *mfp_cfgs, int num)
|
|
|
|
{
|
|
|
|
int i, pin;
|
|
|
|
unsigned long val, flags;
|
|
|
|
mfp_cfg_t *mfp_cfg = mfp_cfgs;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&mfp_spin_lock, flags);
|
|
|
|
|
|
|
|
for (i = 0; i < num; i++, mfp_cfg++) {
|
|
|
|
pin = MFP_CFG_PIN(*mfp_cfg);
|
|
|
|
val = MFP_CFG_VAL(*mfp_cfg);
|
|
|
|
|
|
|
|
BUG_ON(pin >= MFP_PIN_MAX);
|
|
|
|
|
|
|
|
__mfp_config(pin, val);
|
|
|
|
}
|
|
|
|
|
|
|
|
mfpr_sync();
|
|
|
|
spin_unlock_irqrestore(&mfp_spin_lock, flags);
|
|
|
|
}
|
|
|
|
|
|
|
|
unsigned long pxa3xx_mfp_read(int mfp)
|
|
|
|
{
|
|
|
|
unsigned long val, flags;
|
|
|
|
|
|
|
|
BUG_ON(mfp >= MFP_PIN_MAX);
|
|
|
|
|
|
|
|
spin_lock_irqsave(&mfp_spin_lock, flags);
|
|
|
|
val = mfpr_readl(mfp_table[mfp].mfpr_off);
|
|
|
|
spin_unlock_irqrestore(&mfp_spin_lock, flags);
|
|
|
|
|
|
|
|
return val;
|
|
|
|
}
|
|
|
|
|
|
|
|
void pxa3xx_mfp_write(int mfp, unsigned long val)
|
|
|
|
{
|
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
BUG_ON(mfp >= MFP_PIN_MAX);
|
|
|
|
|
|
|
|
spin_lock_irqsave(&mfp_spin_lock, flags);
|
|
|
|
mfpr_writel(mfp_table[mfp].mfpr_off, val);
|
|
|
|
mfpr_sync();
|
|
|
|
spin_unlock_irqrestore(&mfp_spin_lock, flags);
|
|
|
|
}
|
|
|
|
|
|
|
|
void __init pxa3xx_mfp_init_addr(struct pxa3xx_mfp_addr_map *map)
|
|
|
|
{
|
|
|
|
struct pxa3xx_mfp_addr_map *p;
|
|
|
|
unsigned long offset, flags;
|
|
|
|
int i;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&mfp_spin_lock, flags);
|
|
|
|
|
|
|
|
for (p = map; p->start != MFP_PIN_INVALID; p++) {
|
|
|
|
offset = p->offset;
|
|
|
|
i = p->start;
|
|
|
|
|
|
|
|
do {
|
|
|
|
mfp_table[i].mfpr_off = offset;
|
|
|
|
mfp_table[i].mfpr_val = 0;
|
|
|
|
offset += 4; i++;
|
|
|
|
} while ((i <= p->end) && (p->end != -1));
|
|
|
|
}
|
|
|
|
|
|
|
|
spin_unlock_irqrestore(&mfp_spin_lock, flags);
|
|
|
|
}
|
|
|
|
|
|
|
|
void __init pxa3xx_init_mfp(void)
|
|
|
|
{
|
|
|
|
memset(mfp_table, 0, sizeof(mfp_table));
|
|
|
|
}
|