2015-05-20 02:45:08 -06:00
|
|
|
Mediatek mmsys controller
|
|
|
|
============================
|
|
|
|
|
|
|
|
The Mediatek mmsys controller provides various clocks to the system.
|
|
|
|
|
|
|
|
Required Properties:
|
|
|
|
|
2016-08-18 23:34:50 -06:00
|
|
|
- compatible: Should be one of:
|
|
|
|
- "mediatek,mt2701-mmsys", "syscon"
|
dt-bindings: ARM: Mediatek: Document bindings for MT2712
This patch adds the binding documentation for apmixedsys, bdpsys,
imgsys, imgsys, infracfg, mcucfg, mfgcfg, mmsys, pericfg, topckgen,
vdecsys and vencsys for Mediatek MT2712.
Acked-by: Rob Herring <robh@kernel.org>
Signed-off-by: Weiyi Lu <weiyi.lu@mediatek.com>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
2017-10-22 22:10:32 -06:00
|
|
|
- "mediatek,mt2712-mmsys", "syscon"
|
2017-04-07 19:20:28 -06:00
|
|
|
- "mediatek,mt6797-mmsys", "syscon"
|
2018-10-03 03:09:09 -06:00
|
|
|
- "mediatek,mt7623-mmsys", "mediatek,mt2701-mmsys", "syscon"
|
2015-05-20 02:45:08 -06:00
|
|
|
- "mediatek,mt8173-mmsys", "syscon"
|
|
|
|
- #clock-cells: Must be 1
|
|
|
|
|
|
|
|
The mmsys controller uses the common clk binding from
|
|
|
|
Documentation/devicetree/bindings/clock/clock-bindings.txt
|
|
|
|
The available clocks are defined in dt-bindings/clock/mt*-clk.h.
|
|
|
|
|
|
|
|
Example:
|
|
|
|
|
|
|
|
mmsys: clock-controller@14000000 {
|
|
|
|
compatible = "mediatek,mt8173-mmsys", "syscon";
|
|
|
|
reg = <0 0x14000000 0 0x1000>;
|
|
|
|
#clock-cells = <1>;
|
|
|
|
};
|