2005-09-03 16:55:33 -06:00
|
|
|
/*
|
|
|
|
* Watchdog timer for PowerPC Book-E systems
|
|
|
|
*
|
|
|
|
* Author: Matthew McClintock
|
2005-11-13 17:06:30 -07:00
|
|
|
* Maintainer: Kumar Gala <galak@kernel.crashing.org>
|
2005-09-03 16:55:33 -06:00
|
|
|
*
|
2011-02-08 16:39:46 -07:00
|
|
|
* Copyright 2005, 2008, 2010-2011 Freescale Semiconductor Inc.
|
2005-09-03 16:55:33 -06:00
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
|
|
* under the terms of the GNU General Public License as published by the
|
|
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
|
|
* option) any later version.
|
|
|
|
*/
|
|
|
|
|
2012-02-15 16:06:19 -07:00
|
|
|
#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
|
|
|
|
|
2005-09-03 16:55:33 -06:00
|
|
|
#include <linux/module.h>
|
2008-04-29 02:42:05 -06:00
|
|
|
#include <linux/smp.h>
|
2005-09-03 16:55:33 -06:00
|
|
|
#include <linux/watchdog.h>
|
|
|
|
|
|
|
|
#include <asm/reg_booke.h>
|
2009-08-12 12:02:46 -06:00
|
|
|
#include <asm/time.h>
|
|
|
|
#include <asm/div64.h>
|
2005-09-03 16:55:33 -06:00
|
|
|
|
2007-04-12 14:34:55 -06:00
|
|
|
/* If the kernel parameter wdt=1, the watchdog will be enabled at boot.
|
2005-09-03 16:55:33 -06:00
|
|
|
* Also, the wdt_period sets the watchdog timer period timeout.
|
|
|
|
* For E500 cpus the wdt_period sets which bit changing from 0->1 will
|
|
|
|
* trigger a watchog timeout. This watchdog timeout will occur 3 times, the
|
|
|
|
* first time nothing will happen, the second time a watchdog exception will
|
|
|
|
* occur, and the final time the board will reset.
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
2012-05-10 23:33:40 -06:00
|
|
|
#ifdef CONFIG_PPC_FSL_BOOK3E
|
2009-08-12 12:02:46 -06:00
|
|
|
#define WDTP(x) ((((x)&0x3)<<30)|(((x)&0x3c)<<15))
|
2010-04-14 21:59:10 -06:00
|
|
|
#define WDTP_MASK (WDTP(0x3f))
|
2005-09-03 16:55:33 -06:00
|
|
|
#else
|
|
|
|
#define WDTP(x) (TCR_WP(x))
|
2008-11-05 13:53:56 -07:00
|
|
|
#define WDTP_MASK (TCR_WP_MASK)
|
2005-09-03 16:55:33 -06:00
|
|
|
#endif
|
|
|
|
|
2014-08-20 13:26:46 -06:00
|
|
|
static bool booke_wdt_enabled;
|
|
|
|
module_param(booke_wdt_enabled, bool, 0);
|
|
|
|
static int booke_wdt_period = CONFIG_BOOKE_WDT_DEFAULT_TIMEOUT;
|
|
|
|
module_param(booke_wdt_period, int, 0);
|
2014-05-07 20:04:26 -06:00
|
|
|
|
2013-02-05 13:14:23 -07:00
|
|
|
#ifdef CONFIG_PPC_FSL_BOOK3E
|
2008-04-29 02:42:05 -06:00
|
|
|
|
2009-08-12 12:02:46 -06:00
|
|
|
/* For the specified period, determine the number of seconds
|
|
|
|
* corresponding to the reset time. There will be a watchdog
|
|
|
|
* exception at approximately 3/5 of this time.
|
|
|
|
*
|
|
|
|
* The formula to calculate this is given by:
|
|
|
|
* 2.5 * (2^(63-period+1)) / timebase_freq
|
|
|
|
*
|
|
|
|
* In order to simplify things, we assume that period is
|
|
|
|
* at least 1. This will still result in a very long timeout.
|
|
|
|
*/
|
|
|
|
static unsigned long long period_to_sec(unsigned int period)
|
|
|
|
{
|
|
|
|
unsigned long long tmp = 1ULL << (64 - period);
|
|
|
|
unsigned long tmp2 = ppc_tb_freq;
|
|
|
|
|
|
|
|
/* tmp may be a very large number and we don't want to overflow,
|
|
|
|
* so divide the timebase freq instead of multiplying tmp
|
|
|
|
*/
|
|
|
|
tmp2 = tmp2 / 5 * 2;
|
|
|
|
|
|
|
|
do_div(tmp, tmp2);
|
|
|
|
return tmp;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* This procedure will find the highest period which will give a timeout
|
|
|
|
* greater than the one required. e.g. for a bus speed of 66666666 and
|
|
|
|
* and a parameter of 2 secs, then this procedure will return a value of 38.
|
|
|
|
*/
|
|
|
|
static unsigned int sec_to_period(unsigned int secs)
|
|
|
|
{
|
|
|
|
unsigned int period;
|
|
|
|
for (period = 63; period > 0; period--) {
|
|
|
|
if (period_to_sec(period) >= secs)
|
|
|
|
return period;
|
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2013-02-05 13:14:23 -07:00
|
|
|
#define MAX_WDT_TIMEOUT period_to_sec(1)
|
|
|
|
|
|
|
|
#else /* CONFIG_PPC_FSL_BOOK3E */
|
|
|
|
|
|
|
|
static unsigned long long period_to_sec(unsigned int period)
|
|
|
|
{
|
|
|
|
return period;
|
|
|
|
}
|
|
|
|
|
|
|
|
static unsigned int sec_to_period(unsigned int secs)
|
|
|
|
{
|
|
|
|
return secs;
|
|
|
|
}
|
|
|
|
|
|
|
|
#define MAX_WDT_TIMEOUT 3 /* from Kconfig */
|
|
|
|
|
|
|
|
#endif /* !CONFIG_PPC_FSL_BOOK3E */
|
|
|
|
|
2010-12-06 14:02:23 -07:00
|
|
|
static void __booke_wdt_set(void *data)
|
|
|
|
{
|
|
|
|
u32 val;
|
2014-05-07 20:04:26 -06:00
|
|
|
struct watchdog_device *wdog = data;
|
2010-12-06 14:02:23 -07:00
|
|
|
|
|
|
|
val = mfspr(SPRN_TCR);
|
|
|
|
val &= ~WDTP_MASK;
|
2014-05-07 20:04:26 -06:00
|
|
|
val |= WDTP(sec_to_period(wdog->timeout));
|
2010-12-06 14:02:23 -07:00
|
|
|
|
|
|
|
mtspr(SPRN_TCR, val);
|
|
|
|
}
|
|
|
|
|
2014-05-07 20:04:26 -06:00
|
|
|
static void booke_wdt_set(void *data)
|
2010-12-06 14:02:23 -07:00
|
|
|
{
|
2014-05-07 20:04:26 -06:00
|
|
|
on_each_cpu(__booke_wdt_set, data, 0);
|
2010-12-06 14:02:23 -07:00
|
|
|
}
|
|
|
|
|
2008-04-29 02:42:05 -06:00
|
|
|
static void __booke_wdt_ping(void *data)
|
2007-02-07 01:45:55 -07:00
|
|
|
{
|
|
|
|
mtspr(SPRN_TSR, TSR_ENW|TSR_WIS);
|
|
|
|
}
|
|
|
|
|
2013-02-05 13:14:23 -07:00
|
|
|
static int booke_wdt_ping(struct watchdog_device *wdog)
|
2008-04-29 02:42:05 -06:00
|
|
|
{
|
2008-07-15 14:08:52 -06:00
|
|
|
on_each_cpu(__booke_wdt_ping, NULL, 0);
|
2013-02-05 13:14:23 -07:00
|
|
|
|
|
|
|
return 0;
|
2008-04-29 02:42:05 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
static void __booke_wdt_enable(void *data)
|
2005-09-03 16:55:33 -06:00
|
|
|
{
|
|
|
|
u32 val;
|
2014-05-07 20:04:26 -06:00
|
|
|
struct watchdog_device *wdog = data;
|
2005-09-03 16:55:33 -06:00
|
|
|
|
2007-02-07 01:45:55 -07:00
|
|
|
/* clear status before enabling watchdog */
|
2008-04-29 02:42:05 -06:00
|
|
|
__booke_wdt_ping(NULL);
|
2005-09-03 16:55:33 -06:00
|
|
|
val = mfspr(SPRN_TCR);
|
2008-11-05 13:53:56 -07:00
|
|
|
val &= ~WDTP_MASK;
|
2014-05-07 20:04:26 -06:00
|
|
|
val |= (TCR_WIE|TCR_WRC(WRC_CHIP)|WDTP(sec_to_period(wdog->timeout)));
|
2005-09-03 16:55:33 -06:00
|
|
|
|
|
|
|
mtspr(SPRN_TCR, val);
|
|
|
|
}
|
|
|
|
|
2010-09-20 10:23:42 -06:00
|
|
|
/**
|
|
|
|
* booke_wdt_disable - disable the watchdog on the given CPU
|
|
|
|
*
|
|
|
|
* This function is called on each CPU. It disables the watchdog on that CPU.
|
|
|
|
*
|
|
|
|
* TCR[WRC] cannot be changed once it has been set to non-zero, but we can
|
|
|
|
* effectively disable the watchdog by setting its period to the maximum value.
|
|
|
|
*/
|
|
|
|
static void __booke_wdt_disable(void *data)
|
|
|
|
{
|
|
|
|
u32 val;
|
|
|
|
|
|
|
|
val = mfspr(SPRN_TCR);
|
|
|
|
val &= ~(TCR_WIE | WDTP_MASK);
|
|
|
|
mtspr(SPRN_TCR, val);
|
|
|
|
|
|
|
|
/* clear status to make sure nothing is pending */
|
|
|
|
__booke_wdt_ping(NULL);
|
|
|
|
|
|
|
|
}
|
|
|
|
|
2014-05-07 20:04:26 -06:00
|
|
|
static int booke_wdt_start(struct watchdog_device *wdog)
|
2005-09-03 16:55:33 -06:00
|
|
|
{
|
2014-05-07 20:04:26 -06:00
|
|
|
on_each_cpu(__booke_wdt_enable, wdog, 0);
|
2013-02-05 13:14:23 -07:00
|
|
|
pr_debug("watchdog enabled (timeout = %u sec)\n", wdog->timeout);
|
2005-09-03 16:55:33 -06:00
|
|
|
|
2013-02-05 13:14:23 -07:00
|
|
|
return 0;
|
2005-09-03 16:55:33 -06:00
|
|
|
}
|
|
|
|
|
2013-02-05 13:14:23 -07:00
|
|
|
static int booke_wdt_stop(struct watchdog_device *wdog)
|
2010-09-20 10:23:42 -06:00
|
|
|
{
|
|
|
|
on_each_cpu(__booke_wdt_disable, NULL, 0);
|
2012-02-15 16:06:19 -07:00
|
|
|
pr_debug("watchdog disabled\n");
|
2010-12-03 09:51:43 -07:00
|
|
|
|
2013-02-05 13:14:23 -07:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int booke_wdt_set_timeout(struct watchdog_device *wdt_dev,
|
|
|
|
unsigned int timeout)
|
|
|
|
{
|
|
|
|
wdt_dev->timeout = timeout;
|
2014-05-07 20:04:26 -06:00
|
|
|
booke_wdt_set(wdt_dev);
|
2010-09-20 10:23:42 -06:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2016-12-24 09:07:32 -07:00
|
|
|
static struct watchdog_info booke_wdt_info __ro_after_init = {
|
2013-02-05 13:14:23 -07:00
|
|
|
.options = WDIOF_SETTIMEOUT | WDIOF_KEEPALIVEPING,
|
|
|
|
.identity = "PowerPC Book-E Watchdog",
|
|
|
|
};
|
|
|
|
|
2017-01-28 00:41:17 -07:00
|
|
|
static const struct watchdog_ops booke_wdt_ops = {
|
2008-04-29 02:42:05 -06:00
|
|
|
.owner = THIS_MODULE,
|
2013-02-05 13:14:23 -07:00
|
|
|
.start = booke_wdt_start,
|
|
|
|
.stop = booke_wdt_stop,
|
|
|
|
.ping = booke_wdt_ping,
|
|
|
|
.set_timeout = booke_wdt_set_timeout,
|
2005-09-03 16:55:33 -06:00
|
|
|
};
|
|
|
|
|
2013-02-05 13:14:23 -07:00
|
|
|
static struct watchdog_device booke_wdt_dev = {
|
|
|
|
.info = &booke_wdt_info,
|
|
|
|
.ops = &booke_wdt_ops,
|
|
|
|
.min_timeout = 1,
|
2005-09-03 16:55:33 -06:00
|
|
|
};
|
|
|
|
|
|
|
|
static void __exit booke_wdt_exit(void)
|
|
|
|
{
|
2013-02-05 13:14:23 -07:00
|
|
|
watchdog_unregister_device(&booke_wdt_dev);
|
2005-09-03 16:55:33 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
static int __init booke_wdt_init(void)
|
|
|
|
{
|
|
|
|
int ret = 0;
|
2013-02-05 13:14:23 -07:00
|
|
|
bool nowayout = WATCHDOG_NOWAYOUT;
|
2005-09-03 16:55:33 -06:00
|
|
|
|
2012-02-15 16:06:19 -07:00
|
|
|
pr_info("powerpc book-e watchdog driver loaded\n");
|
2013-02-05 13:14:23 -07:00
|
|
|
booke_wdt_info.firmware_version = cur_cpu_spec->pvr_value;
|
|
|
|
booke_wdt_set_timeout(&booke_wdt_dev,
|
2014-05-07 20:04:26 -06:00
|
|
|
period_to_sec(booke_wdt_period));
|
2013-02-05 13:14:23 -07:00
|
|
|
watchdog_set_nowayout(&booke_wdt_dev, nowayout);
|
2015-07-29 10:45:36 -06:00
|
|
|
booke_wdt_dev.max_timeout = MAX_WDT_TIMEOUT;
|
2013-02-05 13:14:23 -07:00
|
|
|
if (booke_wdt_enabled)
|
2014-05-07 20:04:26 -06:00
|
|
|
booke_wdt_start(&booke_wdt_dev);
|
2013-02-05 13:14:23 -07:00
|
|
|
|
|
|
|
ret = watchdog_register_device(&booke_wdt_dev);
|
2005-09-03 16:55:33 -06:00
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
2010-09-20 10:23:42 -06:00
|
|
|
|
|
|
|
module_init(booke_wdt_init);
|
|
|
|
module_exit(booke_wdt_exit);
|
|
|
|
|
2014-08-20 13:26:46 -06:00
|
|
|
MODULE_ALIAS("booke_wdt");
|
2010-09-20 10:23:42 -06:00
|
|
|
MODULE_DESCRIPTION("PowerPC Book-E watchdog driver");
|
|
|
|
MODULE_LICENSE("GPL");
|