2008-03-18 10:35:49 -06:00
|
|
|
/* linux/drivers/mmc/host/sdhci-pci.c - SDHCI on PCI bus interface
|
|
|
|
*
|
|
|
|
* Copyright (C) 2005-2008 Pierre Ossman, All Rights Reserved.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
* the Free Software Foundation; either version 2 of the License, or (at
|
|
|
|
* your option) any later version.
|
|
|
|
*
|
|
|
|
* Thanks to the following companies for their support:
|
|
|
|
*
|
|
|
|
* - JMicron (hardware and technical support)
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/delay.h>
|
|
|
|
#include <linux/highmem.h>
|
|
|
|
#include <linux/pci.h>
|
|
|
|
#include <linux/dma-mapping.h>
|
include cleanup: Update gfp.h and slab.h includes to prepare for breaking implicit slab.h inclusion from percpu.h
percpu.h is included by sched.h and module.h and thus ends up being
included when building most .c files. percpu.h includes slab.h which
in turn includes gfp.h making everything defined by the two files
universally available and complicating inclusion dependencies.
percpu.h -> slab.h dependency is about to be removed. Prepare for
this change by updating users of gfp and slab facilities include those
headers directly instead of assuming availability. As this conversion
needs to touch large number of source files, the following script is
used as the basis of conversion.
http://userweb.kernel.org/~tj/misc/slabh-sweep.py
The script does the followings.
* Scan files for gfp and slab usages and update includes such that
only the necessary includes are there. ie. if only gfp is used,
gfp.h, if slab is used, slab.h.
* When the script inserts a new include, it looks at the include
blocks and try to put the new include such that its order conforms
to its surrounding. It's put in the include block which contains
core kernel includes, in the same order that the rest are ordered -
alphabetical, Christmas tree, rev-Xmas-tree or at the end if there
doesn't seem to be any matching order.
* If the script can't find a place to put a new include (mostly
because the file doesn't have fitting include block), it prints out
an error message indicating which .h file needs to be added to the
file.
The conversion was done in the following steps.
1. The initial automatic conversion of all .c files updated slightly
over 4000 files, deleting around 700 includes and adding ~480 gfp.h
and ~3000 slab.h inclusions. The script emitted errors for ~400
files.
2. Each error was manually checked. Some didn't need the inclusion,
some needed manual addition while adding it to implementation .h or
embedding .c file was more appropriate for others. This step added
inclusions to around 150 files.
3. The script was run again and the output was compared to the edits
from #2 to make sure no file was left behind.
4. Several build tests were done and a couple of problems were fixed.
e.g. lib/decompress_*.c used malloc/free() wrappers around slab
APIs requiring slab.h to be added manually.
5. The script was run on all .h files but without automatically
editing them as sprinkling gfp.h and slab.h inclusions around .h
files could easily lead to inclusion dependency hell. Most gfp.h
inclusion directives were ignored as stuff from gfp.h was usually
wildly available and often used in preprocessor macros. Each
slab.h inclusion directive was examined and added manually as
necessary.
6. percpu.h was updated not to include slab.h.
7. Build test were done on the following configurations and failures
were fixed. CONFIG_GCOV_KERNEL was turned off for all tests (as my
distributed build env didn't work with gcov compiles) and a few
more options had to be turned off depending on archs to make things
build (like ipr on powerpc/64 which failed due to missing writeq).
* x86 and x86_64 UP and SMP allmodconfig and a custom test config.
* powerpc and powerpc64 SMP allmodconfig
* sparc and sparc64 SMP allmodconfig
* ia64 SMP allmodconfig
* s390 SMP allmodconfig
* alpha SMP allmodconfig
* um on x86_64 SMP allmodconfig
8. percpu.h modifications were reverted so that it could be applied as
a separate patch and serve as bisection point.
Given the fact that I had only a couple of failures from tests on step
6, I'm fairly confident about the coverage of this conversion patch.
If there is a breakage, it's likely to be something in one of the arch
headers which should be easily discoverable easily on most builds of
the specific arch.
Signed-off-by: Tejun Heo <tj@kernel.org>
Guess-its-ok-by: Christoph Lameter <cl@linux-foundation.org>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Lee Schermerhorn <Lee.Schermerhorn@hp.com>
2010-03-24 02:04:11 -06:00
|
|
|
#include <linux/slab.h>
|
2010-08-10 19:01:42 -06:00
|
|
|
#include <linux/device.h>
|
2008-03-18 10:35:49 -06:00
|
|
|
#include <linux/mmc/host.h>
|
2011-04-05 12:13:13 -06:00
|
|
|
#include <linux/scatterlist.h>
|
|
|
|
#include <linux/io.h>
|
2008-03-18 10:35:49 -06:00
|
|
|
|
|
|
|
#include "sdhci.h"
|
|
|
|
|
|
|
|
/*
|
|
|
|
* PCI registers
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define PCI_SDHCI_IFPIO 0x00
|
|
|
|
#define PCI_SDHCI_IFDMA 0x01
|
|
|
|
#define PCI_SDHCI_IFVENDOR 0x02
|
|
|
|
|
|
|
|
#define PCI_SLOT_INFO 0x40 /* 8 bits */
|
|
|
|
#define PCI_SLOT_INFO_SLOTS(x) ((x >> 4) & 7)
|
|
|
|
#define PCI_SLOT_INFO_FIRST_BAR_MASK 0x07
|
|
|
|
|
|
|
|
#define MAX_SLOTS 8
|
|
|
|
|
2008-03-23 12:33:23 -06:00
|
|
|
struct sdhci_pci_chip;
|
2008-04-04 11:36:59 -06:00
|
|
|
struct sdhci_pci_slot;
|
2008-03-23 12:33:23 -06:00
|
|
|
|
|
|
|
struct sdhci_pci_fixes {
|
|
|
|
unsigned int quirks;
|
|
|
|
|
2011-04-05 12:13:13 -06:00
|
|
|
int (*probe) (struct sdhci_pci_chip *);
|
2008-03-24 06:09:09 -06:00
|
|
|
|
2011-04-05 12:13:13 -06:00
|
|
|
int (*probe_slot) (struct sdhci_pci_slot *);
|
|
|
|
void (*remove_slot) (struct sdhci_pci_slot *, int);
|
2008-04-04 11:36:59 -06:00
|
|
|
|
2011-04-05 12:13:13 -06:00
|
|
|
int (*suspend) (struct sdhci_pci_chip *,
|
2008-04-04 11:36:59 -06:00
|
|
|
pm_message_t);
|
2011-04-05 12:13:13 -06:00
|
|
|
int (*resume) (struct sdhci_pci_chip *);
|
2008-03-23 12:33:23 -06:00
|
|
|
};
|
|
|
|
|
|
|
|
struct sdhci_pci_slot {
|
|
|
|
struct sdhci_pci_chip *chip;
|
|
|
|
struct sdhci_host *host;
|
2008-03-18 10:35:49 -06:00
|
|
|
|
2008-03-23 12:33:23 -06:00
|
|
|
int pci_bar;
|
|
|
|
};
|
|
|
|
|
|
|
|
struct sdhci_pci_chip {
|
|
|
|
struct pci_dev *pdev;
|
|
|
|
|
|
|
|
unsigned int quirks;
|
|
|
|
const struct sdhci_pci_fixes *fixes;
|
|
|
|
|
|
|
|
int num_slots; /* Slots on controller */
|
|
|
|
struct sdhci_pci_slot *slots[MAX_SLOTS]; /* Pointers to host slots */
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
|
|
/*****************************************************************************\
|
|
|
|
* *
|
|
|
|
* Hardware specific quirk handling *
|
|
|
|
* *
|
|
|
|
\*****************************************************************************/
|
|
|
|
|
|
|
|
static int ricoh_probe(struct sdhci_pci_chip *chip)
|
|
|
|
{
|
2009-09-22 17:45:22 -06:00
|
|
|
if (chip->pdev->subsystem_vendor == PCI_VENDOR_ID_SAMSUNG ||
|
|
|
|
chip->pdev->subsystem_vendor == PCI_VENDOR_ID_SONY)
|
2008-03-23 12:33:23 -06:00
|
|
|
chip->quirks |= SDHCI_QUIRK_NO_CARD_NO_RESET;
|
2010-08-10 19:01:42 -06:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int ricoh_mmc_probe_slot(struct sdhci_pci_slot *slot)
|
|
|
|
{
|
|
|
|
slot->host->caps =
|
|
|
|
((0x21 << SDHCI_TIMEOUT_CLK_SHIFT)
|
|
|
|
& SDHCI_TIMEOUT_CLK_MASK) |
|
2008-03-23 12:33:23 -06:00
|
|
|
|
2010-08-10 19:01:42 -06:00
|
|
|
((0x21 << SDHCI_CLOCK_BASE_SHIFT)
|
|
|
|
& SDHCI_CLOCK_BASE_MASK) |
|
|
|
|
|
|
|
|
SDHCI_TIMEOUT_CLK_UNIT |
|
|
|
|
SDHCI_CAN_VDD_330 |
|
|
|
|
SDHCI_CAN_DO_SDMA;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int ricoh_mmc_resume(struct sdhci_pci_chip *chip)
|
|
|
|
{
|
|
|
|
/* Apply a delay to allow controller to settle */
|
|
|
|
/* Otherwise it becomes confused if card state changed
|
|
|
|
during suspend */
|
|
|
|
msleep(500);
|
2008-03-23 12:33:23 -06:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static const struct sdhci_pci_fixes sdhci_ricoh = {
|
|
|
|
.probe = ricoh_probe,
|
2010-03-05 14:43:46 -07:00
|
|
|
.quirks = SDHCI_QUIRK_32BIT_DMA_ADDR |
|
|
|
|
SDHCI_QUIRK_FORCE_DMA |
|
|
|
|
SDHCI_QUIRK_CLOCK_BEFORE_RESET,
|
2008-03-23 12:33:23 -06:00
|
|
|
};
|
|
|
|
|
2010-08-10 19:01:42 -06:00
|
|
|
static const struct sdhci_pci_fixes sdhci_ricoh_mmc = {
|
|
|
|
.probe_slot = ricoh_mmc_probe_slot,
|
|
|
|
.resume = ricoh_mmc_resume,
|
|
|
|
.quirks = SDHCI_QUIRK_32BIT_DMA_ADDR |
|
|
|
|
SDHCI_QUIRK_CLOCK_BEFORE_RESET |
|
|
|
|
SDHCI_QUIRK_NO_CARD_NO_RESET |
|
|
|
|
SDHCI_QUIRK_MISSING_CAPS
|
|
|
|
};
|
|
|
|
|
2008-03-23 12:33:23 -06:00
|
|
|
static const struct sdhci_pci_fixes sdhci_ene_712 = {
|
|
|
|
.quirks = SDHCI_QUIRK_SINGLE_POWER_WRITE |
|
|
|
|
SDHCI_QUIRK_BROKEN_DMA,
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct sdhci_pci_fixes sdhci_ene_714 = {
|
|
|
|
.quirks = SDHCI_QUIRK_SINGLE_POWER_WRITE |
|
|
|
|
SDHCI_QUIRK_RESET_CMD_DATA_ON_IOS |
|
|
|
|
SDHCI_QUIRK_BROKEN_DMA,
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct sdhci_pci_fixes sdhci_cafe = {
|
|
|
|
.quirks = SDHCI_QUIRK_NO_SIMULT_VDD_AND_POWER |
|
2009-03-02 13:48:20 -07:00
|
|
|
SDHCI_QUIRK_NO_BUSY_IRQ |
|
2008-07-04 16:25:15 -06:00
|
|
|
SDHCI_QUIRK_BROKEN_TIMEOUT_VAL,
|
2008-03-23 12:33:23 -06:00
|
|
|
};
|
|
|
|
|
2011-06-29 05:23:46 -06:00
|
|
|
static int mrst_hc_probe_slot(struct sdhci_pci_slot *slot)
|
|
|
|
{
|
|
|
|
slot->host->mmc->caps |= MMC_CAP_8_BIT_DATA;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2010-10-04 08:25:11 -06:00
|
|
|
/*
|
|
|
|
* ADMA operation is disabled for Moorestown platform due to
|
|
|
|
* hardware bugs.
|
|
|
|
*/
|
2010-11-09 06:57:29 -07:00
|
|
|
static int mrst_hc_probe(struct sdhci_pci_chip *chip)
|
2010-10-04 08:25:11 -06:00
|
|
|
{
|
|
|
|
/*
|
2010-11-09 06:57:29 -07:00
|
|
|
* slots number is fixed here for MRST as SDIO3/5 are never used and
|
|
|
|
* have hardware bugs.
|
2010-10-04 08:25:11 -06:00
|
|
|
*/
|
|
|
|
chip->num_slots = 1;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2011-06-29 05:23:47 -06:00
|
|
|
static int mfd_emmc_probe_slot(struct sdhci_pci_slot *slot)
|
|
|
|
{
|
|
|
|
slot->host->mmc->caps |= MMC_CAP_8_BIT_DATA;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2010-10-04 08:25:11 -06:00
|
|
|
static const struct sdhci_pci_fixes sdhci_intel_mrst_hc0 = {
|
|
|
|
.quirks = SDHCI_QUIRK_BROKEN_ADMA | SDHCI_QUIRK_NO_HISPD_BIT,
|
2011-06-29 05:23:46 -06:00
|
|
|
.probe_slot = mrst_hc_probe_slot,
|
2010-10-04 08:25:11 -06:00
|
|
|
};
|
|
|
|
|
2010-11-09 06:57:29 -07:00
|
|
|
static const struct sdhci_pci_fixes sdhci_intel_mrst_hc1_hc2 = {
|
2010-10-04 08:25:11 -06:00
|
|
|
.quirks = SDHCI_QUIRK_BROKEN_ADMA | SDHCI_QUIRK_NO_HISPD_BIT,
|
2010-11-09 06:57:29 -07:00
|
|
|
.probe = mrst_hc_probe,
|
2010-10-04 08:25:11 -06:00
|
|
|
};
|
|
|
|
|
2010-10-04 08:24:52 -06:00
|
|
|
static const struct sdhci_pci_fixes sdhci_intel_mfd_sd = {
|
|
|
|
.quirks = SDHCI_QUIRK_NO_ENDATTR_IN_NOPDESC,
|
|
|
|
};
|
|
|
|
|
2011-06-29 05:23:47 -06:00
|
|
|
static const struct sdhci_pci_fixes sdhci_intel_mfd_sdio = {
|
|
|
|
.quirks = SDHCI_QUIRK_NO_ENDATTR_IN_NOPDESC,
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct sdhci_pci_fixes sdhci_intel_mfd_emmc = {
|
2010-10-04 08:24:52 -06:00
|
|
|
.quirks = SDHCI_QUIRK_NO_ENDATTR_IN_NOPDESC,
|
2011-06-29 05:23:47 -06:00
|
|
|
.probe_slot = mfd_emmc_probe_slot,
|
2010-10-04 08:24:52 -06:00
|
|
|
};
|
|
|
|
|
2010-11-17 21:01:59 -07:00
|
|
|
/* O2Micro extra registers */
|
|
|
|
#define O2_SD_LOCK_WP 0xD3
|
|
|
|
#define O2_SD_MULTI_VCC3V 0xEE
|
|
|
|
#define O2_SD_CLKREQ 0xEC
|
|
|
|
#define O2_SD_CAPS 0xE0
|
|
|
|
#define O2_SD_ADMA1 0xE2
|
|
|
|
#define O2_SD_ADMA2 0xE7
|
|
|
|
#define O2_SD_INF_MOD 0xF1
|
|
|
|
|
|
|
|
static int o2_probe(struct sdhci_pci_chip *chip)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
u8 scratch;
|
|
|
|
|
|
|
|
switch (chip->pdev->device) {
|
|
|
|
case PCI_DEVICE_ID_O2_8220:
|
|
|
|
case PCI_DEVICE_ID_O2_8221:
|
|
|
|
case PCI_DEVICE_ID_O2_8320:
|
|
|
|
case PCI_DEVICE_ID_O2_8321:
|
|
|
|
/* This extra setup is required due to broken ADMA. */
|
|
|
|
ret = pci_read_config_byte(chip->pdev, O2_SD_LOCK_WP, &scratch);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
scratch &= 0x7f;
|
|
|
|
pci_write_config_byte(chip->pdev, O2_SD_LOCK_WP, scratch);
|
|
|
|
|
|
|
|
/* Set Multi 3 to VCC3V# */
|
|
|
|
pci_write_config_byte(chip->pdev, O2_SD_MULTI_VCC3V, 0x08);
|
|
|
|
|
|
|
|
/* Disable CLK_REQ# support after media DET */
|
|
|
|
ret = pci_read_config_byte(chip->pdev, O2_SD_CLKREQ, &scratch);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
scratch |= 0x20;
|
|
|
|
pci_write_config_byte(chip->pdev, O2_SD_CLKREQ, scratch);
|
|
|
|
|
|
|
|
/* Choose capabilities, enable SDMA. We have to write 0x01
|
|
|
|
* to the capabilities register first to unlock it.
|
|
|
|
*/
|
|
|
|
ret = pci_read_config_byte(chip->pdev, O2_SD_CAPS, &scratch);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
scratch |= 0x01;
|
|
|
|
pci_write_config_byte(chip->pdev, O2_SD_CAPS, scratch);
|
|
|
|
pci_write_config_byte(chip->pdev, O2_SD_CAPS, 0x73);
|
|
|
|
|
|
|
|
/* Disable ADMA1/2 */
|
|
|
|
pci_write_config_byte(chip->pdev, O2_SD_ADMA1, 0x39);
|
|
|
|
pci_write_config_byte(chip->pdev, O2_SD_ADMA2, 0x08);
|
|
|
|
|
|
|
|
/* Disable the infinite transfer mode */
|
|
|
|
ret = pci_read_config_byte(chip->pdev, O2_SD_INF_MOD, &scratch);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
scratch |= 0x08;
|
|
|
|
pci_write_config_byte(chip->pdev, O2_SD_INF_MOD, scratch);
|
|
|
|
|
|
|
|
/* Lock WP */
|
|
|
|
ret = pci_read_config_byte(chip->pdev, O2_SD_LOCK_WP, &scratch);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
scratch |= 0x80;
|
|
|
|
pci_write_config_byte(chip->pdev, O2_SD_LOCK_WP, scratch);
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2008-03-24 06:09:09 -06:00
|
|
|
static int jmicron_pmos(struct sdhci_pci_chip *chip, int on)
|
|
|
|
{
|
|
|
|
u8 scratch;
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
ret = pci_read_config_byte(chip->pdev, 0xAE, &scratch);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Turn PMOS on [bit 0], set over current detection to 2.4 V
|
|
|
|
* [bit 1:2] and enable over current debouncing [bit 6].
|
|
|
|
*/
|
|
|
|
if (on)
|
|
|
|
scratch |= 0x47;
|
|
|
|
else
|
|
|
|
scratch &= ~0x47;
|
|
|
|
|
|
|
|
ret = pci_write_config_byte(chip->pdev, 0xAE, scratch);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int jmicron_probe(struct sdhci_pci_chip *chip)
|
|
|
|
{
|
|
|
|
int ret;
|
2010-12-08 02:04:30 -07:00
|
|
|
u16 mmcdev = 0;
|
2008-03-24 06:09:09 -06:00
|
|
|
|
2008-06-28 10:21:41 -06:00
|
|
|
if (chip->pdev->revision == 0) {
|
|
|
|
chip->quirks |= SDHCI_QUIRK_32BIT_DMA_ADDR |
|
|
|
|
SDHCI_QUIRK_32BIT_DMA_SIZE |
|
2008-06-28 10:28:51 -06:00
|
|
|
SDHCI_QUIRK_32BIT_ADMA_SIZE |
|
2008-07-28 16:11:16 -06:00
|
|
|
SDHCI_QUIRK_RESET_AFTER_REQUEST |
|
2009-02-02 13:13:49 -07:00
|
|
|
SDHCI_QUIRK_BROKEN_SMALL_PIO;
|
2008-06-28 10:21:41 -06:00
|
|
|
}
|
|
|
|
|
2008-04-04 11:36:59 -06:00
|
|
|
/*
|
|
|
|
* JMicron chips can have two interfaces to the same hardware
|
|
|
|
* in order to work around limitations in Microsoft's driver.
|
|
|
|
* We need to make sure we only bind to one of them.
|
|
|
|
*
|
|
|
|
* This code assumes two things:
|
|
|
|
*
|
|
|
|
* 1. The PCI code adds subfunctions in order.
|
|
|
|
*
|
|
|
|
* 2. The MMC interface has a lower subfunction number
|
|
|
|
* than the SD interface.
|
|
|
|
*/
|
2010-12-08 02:04:30 -07:00
|
|
|
if (chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB38X_SD)
|
|
|
|
mmcdev = PCI_DEVICE_ID_JMICRON_JMB38X_MMC;
|
|
|
|
else if (chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB388_SD)
|
|
|
|
mmcdev = PCI_DEVICE_ID_JMICRON_JMB388_ESD;
|
|
|
|
|
|
|
|
if (mmcdev) {
|
2008-04-04 11:36:59 -06:00
|
|
|
struct pci_dev *sd_dev;
|
|
|
|
|
|
|
|
sd_dev = NULL;
|
|
|
|
while ((sd_dev = pci_get_device(PCI_VENDOR_ID_JMICRON,
|
2010-12-08 02:04:30 -07:00
|
|
|
mmcdev, sd_dev)) != NULL) {
|
2008-04-04 11:36:59 -06:00
|
|
|
if ((PCI_SLOT(chip->pdev->devfn) ==
|
|
|
|
PCI_SLOT(sd_dev->devfn)) &&
|
|
|
|
(chip->pdev->bus == sd_dev->bus))
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (sd_dev) {
|
|
|
|
pci_dev_put(sd_dev);
|
|
|
|
dev_info(&chip->pdev->dev, "Refusing to bind to "
|
|
|
|
"secondary interface.\n");
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2008-03-24 06:09:09 -06:00
|
|
|
/*
|
|
|
|
* JMicron chips need a bit of a nudge to enable the power
|
|
|
|
* output pins.
|
|
|
|
*/
|
|
|
|
ret = jmicron_pmos(chip, 1);
|
|
|
|
if (ret) {
|
|
|
|
dev_err(&chip->pdev->dev, "Failure enabling card power\n");
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2011-04-21 12:26:38 -06:00
|
|
|
/* quirk for unsable RO-detection on JM388 chips */
|
|
|
|
if (chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB388_SD ||
|
|
|
|
chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB388_ESD)
|
|
|
|
chip->quirks |= SDHCI_QUIRK_UNSTABLE_RO_DETECT;
|
|
|
|
|
2008-03-24 06:09:09 -06:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2008-04-04 11:36:59 -06:00
|
|
|
static void jmicron_enable_mmc(struct sdhci_host *host, int on)
|
|
|
|
{
|
|
|
|
u8 scratch;
|
|
|
|
|
|
|
|
scratch = readb(host->ioaddr + 0xC0);
|
|
|
|
|
|
|
|
if (on)
|
|
|
|
scratch |= 0x01;
|
|
|
|
else
|
|
|
|
scratch &= ~0x01;
|
|
|
|
|
|
|
|
writeb(scratch, host->ioaddr + 0xC0);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int jmicron_probe_slot(struct sdhci_pci_slot *slot)
|
|
|
|
{
|
2008-06-28 10:28:51 -06:00
|
|
|
if (slot->chip->pdev->revision == 0) {
|
|
|
|
u16 version;
|
|
|
|
|
|
|
|
version = readl(slot->host->ioaddr + SDHCI_HOST_VERSION);
|
|
|
|
version = (version & SDHCI_VENDOR_VER_MASK) >>
|
|
|
|
SDHCI_VENDOR_VER_SHIFT;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Older versions of the chip have lots of nasty glitches
|
|
|
|
* in the ADMA engine. It's best just to avoid it
|
|
|
|
* completely.
|
|
|
|
*/
|
|
|
|
if (version < 0xAC)
|
|
|
|
slot->host->quirks |= SDHCI_QUIRK_BROKEN_ADMA;
|
|
|
|
}
|
|
|
|
|
2010-12-08 02:04:30 -07:00
|
|
|
/* JM388 MMC doesn't support 1.8V while SD supports it */
|
|
|
|
if (slot->chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB388_ESD) {
|
|
|
|
slot->host->ocr_avail_sd = MMC_VDD_32_33 | MMC_VDD_33_34 |
|
|
|
|
MMC_VDD_29_30 | MMC_VDD_30_31 |
|
|
|
|
MMC_VDD_165_195; /* allow 1.8V */
|
|
|
|
slot->host->ocr_avail_mmc = MMC_VDD_32_33 | MMC_VDD_33_34 |
|
|
|
|
MMC_VDD_29_30 | MMC_VDD_30_31; /* no 1.8V for MMC */
|
|
|
|
}
|
|
|
|
|
2008-04-04 11:36:59 -06:00
|
|
|
/*
|
|
|
|
* The secondary interface requires a bit set to get the
|
|
|
|
* interrupts.
|
|
|
|
*/
|
2010-12-08 02:04:30 -07:00
|
|
|
if (slot->chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB38X_MMC ||
|
|
|
|
slot->chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB388_ESD)
|
2008-04-04 11:36:59 -06:00
|
|
|
jmicron_enable_mmc(slot->host, 1);
|
|
|
|
|
2010-12-16 09:54:14 -07:00
|
|
|
slot->host->mmc->caps |= MMC_CAP_BUS_WIDTH_TEST;
|
|
|
|
|
2008-04-04 11:36:59 -06:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2008-04-16 11:13:13 -06:00
|
|
|
static void jmicron_remove_slot(struct sdhci_pci_slot *slot, int dead)
|
2008-04-04 11:36:59 -06:00
|
|
|
{
|
2008-04-16 11:13:13 -06:00
|
|
|
if (dead)
|
|
|
|
return;
|
|
|
|
|
2010-12-08 02:04:30 -07:00
|
|
|
if (slot->chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB38X_MMC ||
|
|
|
|
slot->chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB388_ESD)
|
2008-04-04 11:36:59 -06:00
|
|
|
jmicron_enable_mmc(slot->host, 0);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int jmicron_suspend(struct sdhci_pci_chip *chip, pm_message_t state)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
|
2010-12-08 02:04:30 -07:00
|
|
|
if (chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB38X_MMC ||
|
|
|
|
chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB388_ESD) {
|
2011-04-05 12:13:13 -06:00
|
|
|
for (i = 0; i < chip->num_slots; i++)
|
2008-04-04 11:36:59 -06:00
|
|
|
jmicron_enable_mmc(chip->slots[i]->host, 0);
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2008-03-24 06:09:09 -06:00
|
|
|
static int jmicron_resume(struct sdhci_pci_chip *chip)
|
|
|
|
{
|
2008-04-04 11:36:59 -06:00
|
|
|
int ret, i;
|
|
|
|
|
2010-12-08 02:04:30 -07:00
|
|
|
if (chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB38X_MMC ||
|
|
|
|
chip->pdev->device == PCI_DEVICE_ID_JMICRON_JMB388_ESD) {
|
2011-04-05 12:13:13 -06:00
|
|
|
for (i = 0; i < chip->num_slots; i++)
|
2008-04-04 11:36:59 -06:00
|
|
|
jmicron_enable_mmc(chip->slots[i]->host, 1);
|
|
|
|
}
|
2008-03-24 06:09:09 -06:00
|
|
|
|
|
|
|
ret = jmicron_pmos(chip, 1);
|
|
|
|
if (ret) {
|
|
|
|
dev_err(&chip->pdev->dev, "Failure enabling card power\n");
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2010-11-17 21:01:59 -07:00
|
|
|
static const struct sdhci_pci_fixes sdhci_o2 = {
|
|
|
|
.probe = o2_probe,
|
|
|
|
};
|
|
|
|
|
2008-03-23 12:33:23 -06:00
|
|
|
static const struct sdhci_pci_fixes sdhci_jmicron = {
|
2008-03-24 06:09:09 -06:00
|
|
|
.probe = jmicron_probe,
|
|
|
|
|
2008-04-04 11:36:59 -06:00
|
|
|
.probe_slot = jmicron_probe_slot,
|
|
|
|
.remove_slot = jmicron_remove_slot,
|
|
|
|
|
|
|
|
.suspend = jmicron_suspend,
|
2008-03-24 06:09:09 -06:00
|
|
|
.resume = jmicron_resume,
|
2008-03-23 12:33:23 -06:00
|
|
|
};
|
|
|
|
|
2009-12-14 19:01:26 -07:00
|
|
|
/* SysKonnect CardBus2SDIO extra registers */
|
|
|
|
#define SYSKT_CTRL 0x200
|
|
|
|
#define SYSKT_RDFIFO_STAT 0x204
|
|
|
|
#define SYSKT_WRFIFO_STAT 0x208
|
|
|
|
#define SYSKT_POWER_DATA 0x20c
|
|
|
|
#define SYSKT_POWER_330 0xef
|
|
|
|
#define SYSKT_POWER_300 0xf8
|
|
|
|
#define SYSKT_POWER_184 0xcc
|
|
|
|
#define SYSKT_POWER_CMD 0x20d
|
|
|
|
#define SYSKT_POWER_START (1 << 7)
|
|
|
|
#define SYSKT_POWER_STATUS 0x20e
|
|
|
|
#define SYSKT_POWER_STATUS_OK (1 << 0)
|
|
|
|
#define SYSKT_BOARD_REV 0x210
|
|
|
|
#define SYSKT_CHIP_REV 0x211
|
|
|
|
#define SYSKT_CONF_DATA 0x212
|
|
|
|
#define SYSKT_CONF_DATA_1V8 (1 << 2)
|
|
|
|
#define SYSKT_CONF_DATA_2V5 (1 << 1)
|
|
|
|
#define SYSKT_CONF_DATA_3V3 (1 << 0)
|
|
|
|
|
|
|
|
static int syskt_probe(struct sdhci_pci_chip *chip)
|
|
|
|
{
|
|
|
|
if ((chip->pdev->class & 0x0000FF) == PCI_SDHCI_IFVENDOR) {
|
|
|
|
chip->pdev->class &= ~0x0000FF;
|
|
|
|
chip->pdev->class |= PCI_SDHCI_IFDMA;
|
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int syskt_probe_slot(struct sdhci_pci_slot *slot)
|
|
|
|
{
|
|
|
|
int tm, ps;
|
|
|
|
|
|
|
|
u8 board_rev = readb(slot->host->ioaddr + SYSKT_BOARD_REV);
|
|
|
|
u8 chip_rev = readb(slot->host->ioaddr + SYSKT_CHIP_REV);
|
|
|
|
dev_info(&slot->chip->pdev->dev, "SysKonnect CardBus2SDIO, "
|
|
|
|
"board rev %d.%d, chip rev %d.%d\n",
|
|
|
|
board_rev >> 4, board_rev & 0xf,
|
|
|
|
chip_rev >> 4, chip_rev & 0xf);
|
|
|
|
if (chip_rev >= 0x20)
|
|
|
|
slot->host->quirks |= SDHCI_QUIRK_FORCE_DMA;
|
|
|
|
|
|
|
|
writeb(SYSKT_POWER_330, slot->host->ioaddr + SYSKT_POWER_DATA);
|
|
|
|
writeb(SYSKT_POWER_START, slot->host->ioaddr + SYSKT_POWER_CMD);
|
|
|
|
udelay(50);
|
|
|
|
tm = 10; /* Wait max 1 ms */
|
|
|
|
do {
|
|
|
|
ps = readw(slot->host->ioaddr + SYSKT_POWER_STATUS);
|
|
|
|
if (ps & SYSKT_POWER_STATUS_OK)
|
|
|
|
break;
|
|
|
|
udelay(100);
|
|
|
|
} while (--tm);
|
|
|
|
if (!tm) {
|
|
|
|
dev_err(&slot->chip->pdev->dev,
|
|
|
|
"power regulator never stabilized");
|
|
|
|
writeb(0, slot->host->ioaddr + SYSKT_POWER_CMD);
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static const struct sdhci_pci_fixes sdhci_syskt = {
|
|
|
|
.quirks = SDHCI_QUIRK_NO_SIMULT_VDD_AND_POWER,
|
|
|
|
.probe = syskt_probe,
|
|
|
|
.probe_slot = syskt_probe_slot,
|
|
|
|
};
|
|
|
|
|
2009-06-18 08:53:38 -06:00
|
|
|
static int via_probe(struct sdhci_pci_chip *chip)
|
|
|
|
{
|
|
|
|
if (chip->pdev->revision == 0x10)
|
|
|
|
chip->quirks |= SDHCI_QUIRK_DELAY_AFTER_POWER;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static const struct sdhci_pci_fixes sdhci_via = {
|
|
|
|
.probe = via_probe,
|
|
|
|
};
|
|
|
|
|
2008-03-23 12:33:23 -06:00
|
|
|
static const struct pci_device_id pci_ids[] __devinitdata = {
|
2008-03-18 10:35:49 -06:00
|
|
|
{
|
|
|
|
.vendor = PCI_VENDOR_ID_RICOH,
|
|
|
|
.device = PCI_DEVICE_ID_RICOH_R5C822,
|
2008-03-23 12:33:23 -06:00
|
|
|
.subvendor = PCI_ANY_ID,
|
2008-03-18 10:35:49 -06:00
|
|
|
.subdevice = PCI_ANY_ID,
|
2008-03-23 12:33:23 -06:00
|
|
|
.driver_data = (kernel_ulong_t)&sdhci_ricoh,
|
2008-03-18 10:35:49 -06:00
|
|
|
},
|
|
|
|
|
2010-08-10 19:01:42 -06:00
|
|
|
{
|
|
|
|
.vendor = PCI_VENDOR_ID_RICOH,
|
|
|
|
.device = 0x843,
|
|
|
|
.subvendor = PCI_ANY_ID,
|
|
|
|
.subdevice = PCI_ANY_ID,
|
|
|
|
.driver_data = (kernel_ulong_t)&sdhci_ricoh_mmc,
|
|
|
|
},
|
|
|
|
|
2010-08-10 19:02:01 -06:00
|
|
|
{
|
|
|
|
.vendor = PCI_VENDOR_ID_RICOH,
|
|
|
|
.device = 0xe822,
|
|
|
|
.subvendor = PCI_ANY_ID,
|
|
|
|
.subdevice = PCI_ANY_ID,
|
|
|
|
.driver_data = (kernel_ulong_t)&sdhci_ricoh_mmc,
|
|
|
|
},
|
|
|
|
|
2011-02-11 15:25:31 -07:00
|
|
|
{
|
|
|
|
.vendor = PCI_VENDOR_ID_RICOH,
|
|
|
|
.device = 0xe823,
|
|
|
|
.subvendor = PCI_ANY_ID,
|
|
|
|
.subdevice = PCI_ANY_ID,
|
|
|
|
.driver_data = (kernel_ulong_t)&sdhci_ricoh_mmc,
|
|
|
|
},
|
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
{
|
|
|
|
.vendor = PCI_VENDOR_ID_ENE,
|
|
|
|
.device = PCI_DEVICE_ID_ENE_CB712_SD,
|
|
|
|
.subvendor = PCI_ANY_ID,
|
|
|
|
.subdevice = PCI_ANY_ID,
|
2008-03-23 12:33:23 -06:00
|
|
|
.driver_data = (kernel_ulong_t)&sdhci_ene_712,
|
2008-03-18 10:35:49 -06:00
|
|
|
},
|
|
|
|
|
|
|
|
{
|
|
|
|
.vendor = PCI_VENDOR_ID_ENE,
|
|
|
|
.device = PCI_DEVICE_ID_ENE_CB712_SD_2,
|
|
|
|
.subvendor = PCI_ANY_ID,
|
|
|
|
.subdevice = PCI_ANY_ID,
|
2008-03-23 12:33:23 -06:00
|
|
|
.driver_data = (kernel_ulong_t)&sdhci_ene_712,
|
2008-03-18 10:35:49 -06:00
|
|
|
},
|
|
|
|
|
|
|
|
{
|
|
|
|
.vendor = PCI_VENDOR_ID_ENE,
|
|
|
|
.device = PCI_DEVICE_ID_ENE_CB714_SD,
|
|
|
|
.subvendor = PCI_ANY_ID,
|
|
|
|
.subdevice = PCI_ANY_ID,
|
2008-03-23 12:33:23 -06:00
|
|
|
.driver_data = (kernel_ulong_t)&sdhci_ene_714,
|
2008-03-18 10:35:49 -06:00
|
|
|
},
|
|
|
|
|
|
|
|
{
|
|
|
|
.vendor = PCI_VENDOR_ID_ENE,
|
|
|
|
.device = PCI_DEVICE_ID_ENE_CB714_SD_2,
|
|
|
|
.subvendor = PCI_ANY_ID,
|
|
|
|
.subdevice = PCI_ANY_ID,
|
2008-03-23 12:33:23 -06:00
|
|
|
.driver_data = (kernel_ulong_t)&sdhci_ene_714,
|
2008-03-18 10:35:49 -06:00
|
|
|
},
|
|
|
|
|
|
|
|
{
|
|
|
|
.vendor = PCI_VENDOR_ID_MARVELL,
|
2008-09-03 02:45:57 -06:00
|
|
|
.device = PCI_DEVICE_ID_MARVELL_88ALP01_SD,
|
2008-03-18 10:35:49 -06:00
|
|
|
.subvendor = PCI_ANY_ID,
|
|
|
|
.subdevice = PCI_ANY_ID,
|
2008-03-23 12:33:23 -06:00
|
|
|
.driver_data = (kernel_ulong_t)&sdhci_cafe,
|
2008-03-18 10:35:49 -06:00
|
|
|
},
|
|
|
|
|
|
|
|
{
|
|
|
|
.vendor = PCI_VENDOR_ID_JMICRON,
|
|
|
|
.device = PCI_DEVICE_ID_JMICRON_JMB38X_SD,
|
|
|
|
.subvendor = PCI_ANY_ID,
|
|
|
|
.subdevice = PCI_ANY_ID,
|
2008-03-23 12:33:23 -06:00
|
|
|
.driver_data = (kernel_ulong_t)&sdhci_jmicron,
|
2008-03-18 10:35:49 -06:00
|
|
|
},
|
|
|
|
|
2008-04-04 11:36:59 -06:00
|
|
|
{
|
|
|
|
.vendor = PCI_VENDOR_ID_JMICRON,
|
|
|
|
.device = PCI_DEVICE_ID_JMICRON_JMB38X_MMC,
|
|
|
|
.subvendor = PCI_ANY_ID,
|
|
|
|
.subdevice = PCI_ANY_ID,
|
|
|
|
.driver_data = (kernel_ulong_t)&sdhci_jmicron,
|
2010-12-08 02:04:30 -07:00
|
|
|
},
|
|
|
|
|
|
|
|
{
|
|
|
|
.vendor = PCI_VENDOR_ID_JMICRON,
|
|
|
|
.device = PCI_DEVICE_ID_JMICRON_JMB388_SD,
|
|
|
|
.subvendor = PCI_ANY_ID,
|
|
|
|
.subdevice = PCI_ANY_ID,
|
|
|
|
.driver_data = (kernel_ulong_t)&sdhci_jmicron,
|
|
|
|
},
|
|
|
|
|
|
|
|
{
|
|
|
|
.vendor = PCI_VENDOR_ID_JMICRON,
|
|
|
|
.device = PCI_DEVICE_ID_JMICRON_JMB388_ESD,
|
|
|
|
.subvendor = PCI_ANY_ID,
|
|
|
|
.subdevice = PCI_ANY_ID,
|
|
|
|
.driver_data = (kernel_ulong_t)&sdhci_jmicron,
|
2008-04-04 11:36:59 -06:00
|
|
|
},
|
|
|
|
|
2009-12-14 19:01:26 -07:00
|
|
|
{
|
|
|
|
.vendor = PCI_VENDOR_ID_SYSKONNECT,
|
|
|
|
.device = 0x8000,
|
|
|
|
.subvendor = PCI_ANY_ID,
|
|
|
|
.subdevice = PCI_ANY_ID,
|
|
|
|
.driver_data = (kernel_ulong_t)&sdhci_syskt,
|
|
|
|
},
|
|
|
|
|
2009-06-18 08:53:38 -06:00
|
|
|
{
|
|
|
|
.vendor = PCI_VENDOR_ID_VIA,
|
|
|
|
.device = 0x95d0,
|
|
|
|
.subvendor = PCI_ANY_ID,
|
|
|
|
.subdevice = PCI_ANY_ID,
|
|
|
|
.driver_data = (kernel_ulong_t)&sdhci_via,
|
|
|
|
},
|
|
|
|
|
2010-10-04 08:24:52 -06:00
|
|
|
{
|
|
|
|
.vendor = PCI_VENDOR_ID_INTEL,
|
2010-10-04 08:25:11 -06:00
|
|
|
.device = PCI_DEVICE_ID_INTEL_MRST_SD0,
|
|
|
|
.subvendor = PCI_ANY_ID,
|
|
|
|
.subdevice = PCI_ANY_ID,
|
|
|
|
.driver_data = (kernel_ulong_t)&sdhci_intel_mrst_hc0,
|
|
|
|
},
|
|
|
|
|
|
|
|
{
|
|
|
|
.vendor = PCI_VENDOR_ID_INTEL,
|
|
|
|
.device = PCI_DEVICE_ID_INTEL_MRST_SD1,
|
|
|
|
.subvendor = PCI_ANY_ID,
|
|
|
|
.subdevice = PCI_ANY_ID,
|
2010-11-09 06:57:29 -07:00
|
|
|
.driver_data = (kernel_ulong_t)&sdhci_intel_mrst_hc1_hc2,
|
|
|
|
},
|
|
|
|
|
|
|
|
{
|
|
|
|
.vendor = PCI_VENDOR_ID_INTEL,
|
|
|
|
.device = PCI_DEVICE_ID_INTEL_MRST_SD2,
|
|
|
|
.subvendor = PCI_ANY_ID,
|
|
|
|
.subdevice = PCI_ANY_ID,
|
|
|
|
.driver_data = (kernel_ulong_t)&sdhci_intel_mrst_hc1_hc2,
|
2010-10-04 08:25:11 -06:00
|
|
|
},
|
|
|
|
|
|
|
|
{
|
|
|
|
.vendor = PCI_VENDOR_ID_INTEL,
|
2010-10-04 08:24:52 -06:00
|
|
|
.device = PCI_DEVICE_ID_INTEL_MFD_SD,
|
|
|
|
.subvendor = PCI_ANY_ID,
|
|
|
|
.subdevice = PCI_ANY_ID,
|
|
|
|
.driver_data = (kernel_ulong_t)&sdhci_intel_mfd_sd,
|
|
|
|
},
|
|
|
|
|
|
|
|
{
|
|
|
|
.vendor = PCI_VENDOR_ID_INTEL,
|
|
|
|
.device = PCI_DEVICE_ID_INTEL_MFD_SDIO1,
|
|
|
|
.subvendor = PCI_ANY_ID,
|
|
|
|
.subdevice = PCI_ANY_ID,
|
2011-06-29 05:23:47 -06:00
|
|
|
.driver_data = (kernel_ulong_t)&sdhci_intel_mfd_sdio,
|
2010-10-04 08:24:52 -06:00
|
|
|
},
|
|
|
|
|
|
|
|
{
|
|
|
|
.vendor = PCI_VENDOR_ID_INTEL,
|
|
|
|
.device = PCI_DEVICE_ID_INTEL_MFD_SDIO2,
|
|
|
|
.subvendor = PCI_ANY_ID,
|
|
|
|
.subdevice = PCI_ANY_ID,
|
2011-06-29 05:23:47 -06:00
|
|
|
.driver_data = (kernel_ulong_t)&sdhci_intel_mfd_sdio,
|
2010-10-04 08:24:52 -06:00
|
|
|
},
|
|
|
|
|
|
|
|
{
|
|
|
|
.vendor = PCI_VENDOR_ID_INTEL,
|
|
|
|
.device = PCI_DEVICE_ID_INTEL_MFD_EMMC0,
|
|
|
|
.subvendor = PCI_ANY_ID,
|
|
|
|
.subdevice = PCI_ANY_ID,
|
2011-06-29 05:23:47 -06:00
|
|
|
.driver_data = (kernel_ulong_t)&sdhci_intel_mfd_emmc,
|
2010-10-04 08:24:52 -06:00
|
|
|
},
|
|
|
|
|
|
|
|
{
|
|
|
|
.vendor = PCI_VENDOR_ID_INTEL,
|
|
|
|
.device = PCI_DEVICE_ID_INTEL_MFD_EMMC1,
|
|
|
|
.subvendor = PCI_ANY_ID,
|
|
|
|
.subdevice = PCI_ANY_ID,
|
2011-06-29 05:23:47 -06:00
|
|
|
.driver_data = (kernel_ulong_t)&sdhci_intel_mfd_emmc,
|
2010-10-04 08:24:52 -06:00
|
|
|
},
|
|
|
|
|
2010-11-17 21:01:59 -07:00
|
|
|
{
|
|
|
|
.vendor = PCI_VENDOR_ID_O2,
|
|
|
|
.device = PCI_DEVICE_ID_O2_8120,
|
|
|
|
.subvendor = PCI_ANY_ID,
|
|
|
|
.subdevice = PCI_ANY_ID,
|
|
|
|
.driver_data = (kernel_ulong_t)&sdhci_o2,
|
|
|
|
},
|
|
|
|
|
|
|
|
{
|
|
|
|
.vendor = PCI_VENDOR_ID_O2,
|
|
|
|
.device = PCI_DEVICE_ID_O2_8220,
|
|
|
|
.subvendor = PCI_ANY_ID,
|
|
|
|
.subdevice = PCI_ANY_ID,
|
|
|
|
.driver_data = (kernel_ulong_t)&sdhci_o2,
|
|
|
|
},
|
|
|
|
|
|
|
|
{
|
|
|
|
.vendor = PCI_VENDOR_ID_O2,
|
|
|
|
.device = PCI_DEVICE_ID_O2_8221,
|
|
|
|
.subvendor = PCI_ANY_ID,
|
|
|
|
.subdevice = PCI_ANY_ID,
|
|
|
|
.driver_data = (kernel_ulong_t)&sdhci_o2,
|
|
|
|
},
|
|
|
|
|
|
|
|
{
|
|
|
|
.vendor = PCI_VENDOR_ID_O2,
|
|
|
|
.device = PCI_DEVICE_ID_O2_8320,
|
|
|
|
.subvendor = PCI_ANY_ID,
|
|
|
|
.subdevice = PCI_ANY_ID,
|
|
|
|
.driver_data = (kernel_ulong_t)&sdhci_o2,
|
|
|
|
},
|
|
|
|
|
|
|
|
{
|
|
|
|
.vendor = PCI_VENDOR_ID_O2,
|
|
|
|
.device = PCI_DEVICE_ID_O2_8321,
|
|
|
|
.subvendor = PCI_ANY_ID,
|
|
|
|
.subdevice = PCI_ANY_ID,
|
|
|
|
.driver_data = (kernel_ulong_t)&sdhci_o2,
|
|
|
|
},
|
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
{ /* Generic SD host controller */
|
|
|
|
PCI_DEVICE_CLASS((PCI_CLASS_SYSTEM_SDHCI << 8), 0xFFFF00)
|
|
|
|
},
|
|
|
|
|
|
|
|
{ /* end: all zeroes */ },
|
|
|
|
};
|
|
|
|
|
|
|
|
MODULE_DEVICE_TABLE(pci, pci_ids);
|
|
|
|
|
|
|
|
/*****************************************************************************\
|
|
|
|
* *
|
|
|
|
* SDHCI core callbacks *
|
|
|
|
* *
|
|
|
|
\*****************************************************************************/
|
|
|
|
|
|
|
|
static int sdhci_pci_enable_dma(struct sdhci_host *host)
|
|
|
|
{
|
|
|
|
struct sdhci_pci_slot *slot;
|
|
|
|
struct pci_dev *pdev;
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
slot = sdhci_priv(host);
|
|
|
|
pdev = slot->chip->pdev;
|
|
|
|
|
|
|
|
if (((pdev->class & 0xFFFF00) == (PCI_CLASS_SYSTEM_SDHCI << 8)) &&
|
|
|
|
((pdev->class & 0x0000FF) != PCI_SDHCI_IFDMA) &&
|
2009-09-22 17:45:30 -06:00
|
|
|
(host->flags & SDHCI_USE_SDMA)) {
|
2008-03-18 10:35:49 -06:00
|
|
|
dev_warn(&pdev->dev, "Will use DMA mode even though HW "
|
|
|
|
"doesn't fully claim to support it.\n");
|
|
|
|
}
|
|
|
|
|
2009-04-06 20:01:15 -06:00
|
|
|
ret = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
|
2008-03-18 10:35:49 -06:00
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
pci_set_master(pdev);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2011-06-29 05:23:46 -06:00
|
|
|
static int sdhci_pci_8bit_width(struct sdhci_host *host, int width)
|
|
|
|
{
|
|
|
|
u8 ctrl;
|
|
|
|
|
|
|
|
ctrl = sdhci_readb(host, SDHCI_HOST_CONTROL);
|
|
|
|
|
|
|
|
switch (width) {
|
|
|
|
case MMC_BUS_WIDTH_8:
|
|
|
|
ctrl |= SDHCI_CTRL_8BITBUS;
|
|
|
|
ctrl &= ~SDHCI_CTRL_4BITBUS;
|
|
|
|
break;
|
|
|
|
case MMC_BUS_WIDTH_4:
|
|
|
|
ctrl |= SDHCI_CTRL_4BITBUS;
|
|
|
|
ctrl &= ~SDHCI_CTRL_8BITBUS;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
ctrl &= ~(SDHCI_CTRL_8BITBUS | SDHCI_CTRL_4BITBUS);
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
sdhci_writeb(host, ctrl, SDHCI_HOST_CONTROL);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
static struct sdhci_ops sdhci_pci_ops = {
|
|
|
|
.enable_dma = sdhci_pci_enable_dma,
|
2011-06-29 05:23:46 -06:00
|
|
|
.platform_8bit_width = sdhci_pci_8bit_width,
|
2008-03-18 10:35:49 -06:00
|
|
|
};
|
|
|
|
|
|
|
|
/*****************************************************************************\
|
|
|
|
* *
|
|
|
|
* Suspend/resume *
|
|
|
|
* *
|
|
|
|
\*****************************************************************************/
|
|
|
|
|
|
|
|
#ifdef CONFIG_PM
|
|
|
|
|
2011-04-05 12:13:13 -06:00
|
|
|
static int sdhci_pci_suspend(struct pci_dev *pdev, pm_message_t state)
|
2008-03-18 10:35:49 -06:00
|
|
|
{
|
|
|
|
struct sdhci_pci_chip *chip;
|
|
|
|
struct sdhci_pci_slot *slot;
|
2010-11-04 16:20:39 -06:00
|
|
|
mmc_pm_flag_t slot_pm_flags;
|
2010-03-05 14:43:32 -07:00
|
|
|
mmc_pm_flag_t pm_flags = 0;
|
2008-03-18 10:35:49 -06:00
|
|
|
int i, ret;
|
|
|
|
|
|
|
|
chip = pci_get_drvdata(pdev);
|
|
|
|
if (!chip)
|
|
|
|
return 0;
|
|
|
|
|
2011-04-05 12:13:13 -06:00
|
|
|
for (i = 0; i < chip->num_slots; i++) {
|
2008-03-18 10:35:49 -06:00
|
|
|
slot = chip->slots[i];
|
|
|
|
if (!slot)
|
|
|
|
continue;
|
|
|
|
|
|
|
|
ret = sdhci_suspend_host(slot->host, state);
|
|
|
|
|
|
|
|
if (ret) {
|
2011-04-05 12:13:13 -06:00
|
|
|
for (i--; i >= 0; i--)
|
2008-03-18 10:35:49 -06:00
|
|
|
sdhci_resume_host(chip->slots[i]->host);
|
|
|
|
return ret;
|
|
|
|
}
|
2010-03-05 14:43:32 -07:00
|
|
|
|
2010-11-04 16:20:39 -06:00
|
|
|
slot_pm_flags = slot->host->mmc->pm_flags;
|
|
|
|
if (slot_pm_flags & MMC_PM_WAKE_SDIO_IRQ)
|
|
|
|
sdhci_enable_irq_wakeups(slot->host);
|
|
|
|
|
|
|
|
pm_flags |= slot_pm_flags;
|
2008-03-18 10:35:49 -06:00
|
|
|
}
|
|
|
|
|
2008-04-04 11:36:59 -06:00
|
|
|
if (chip->fixes && chip->fixes->suspend) {
|
|
|
|
ret = chip->fixes->suspend(chip, state);
|
|
|
|
if (ret) {
|
2011-04-05 12:13:13 -06:00
|
|
|
for (i = chip->num_slots - 1; i >= 0; i--)
|
2008-04-04 11:36:59 -06:00
|
|
|
sdhci_resume_host(chip->slots[i]->host);
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
pci_save_state(pdev);
|
2010-03-05 14:43:32 -07:00
|
|
|
if (pm_flags & MMC_PM_KEEP_POWER) {
|
2010-11-04 16:20:39 -06:00
|
|
|
if (pm_flags & MMC_PM_WAKE_SDIO_IRQ) {
|
|
|
|
pci_pme_active(pdev, true);
|
2010-03-05 14:43:32 -07:00
|
|
|
pci_enable_wake(pdev, PCI_D3hot, 1);
|
2010-11-04 16:20:39 -06:00
|
|
|
}
|
2010-03-05 14:43:32 -07:00
|
|
|
pci_set_power_state(pdev, PCI_D3hot);
|
|
|
|
} else {
|
|
|
|
pci_enable_wake(pdev, pci_choose_state(pdev, state), 0);
|
|
|
|
pci_disable_device(pdev);
|
|
|
|
pci_set_power_state(pdev, pci_choose_state(pdev, state));
|
|
|
|
}
|
2008-03-18 10:35:49 -06:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2011-04-05 12:13:13 -06:00
|
|
|
static int sdhci_pci_resume(struct pci_dev *pdev)
|
2008-03-18 10:35:49 -06:00
|
|
|
{
|
|
|
|
struct sdhci_pci_chip *chip;
|
|
|
|
struct sdhci_pci_slot *slot;
|
|
|
|
int i, ret;
|
|
|
|
|
|
|
|
chip = pci_get_drvdata(pdev);
|
|
|
|
if (!chip)
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
pci_set_power_state(pdev, PCI_D0);
|
|
|
|
pci_restore_state(pdev);
|
|
|
|
ret = pci_enable_device(pdev);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
|
2008-03-24 06:09:09 -06:00
|
|
|
if (chip->fixes && chip->fixes->resume) {
|
|
|
|
ret = chip->fixes->resume(chip);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2011-04-05 12:13:13 -06:00
|
|
|
for (i = 0; i < chip->num_slots; i++) {
|
2008-03-18 10:35:49 -06:00
|
|
|
slot = chip->slots[i];
|
|
|
|
if (!slot)
|
|
|
|
continue;
|
|
|
|
|
|
|
|
ret = sdhci_resume_host(slot->host);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
#else /* CONFIG_PM */
|
|
|
|
|
|
|
|
#define sdhci_pci_suspend NULL
|
|
|
|
#define sdhci_pci_resume NULL
|
|
|
|
|
|
|
|
#endif /* CONFIG_PM */
|
|
|
|
|
|
|
|
/*****************************************************************************\
|
|
|
|
* *
|
|
|
|
* Device probing/removal *
|
|
|
|
* *
|
|
|
|
\*****************************************************************************/
|
|
|
|
|
|
|
|
static struct sdhci_pci_slot * __devinit sdhci_pci_probe_slot(
|
|
|
|
struct pci_dev *pdev, struct sdhci_pci_chip *chip, int bar)
|
|
|
|
{
|
|
|
|
struct sdhci_pci_slot *slot;
|
|
|
|
struct sdhci_host *host;
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
if (!(pci_resource_flags(pdev, bar) & IORESOURCE_MEM)) {
|
|
|
|
dev_err(&pdev->dev, "BAR %d is not iomem. Aborting.\n", bar);
|
|
|
|
return ERR_PTR(-ENODEV);
|
|
|
|
}
|
|
|
|
|
|
|
|
if (pci_resource_len(pdev, bar) != 0x100) {
|
|
|
|
dev_err(&pdev->dev, "Invalid iomem size. You may "
|
|
|
|
"experience problems.\n");
|
|
|
|
}
|
|
|
|
|
|
|
|
if ((pdev->class & 0x0000FF) == PCI_SDHCI_IFVENDOR) {
|
|
|
|
dev_err(&pdev->dev, "Vendor specific interface. Aborting.\n");
|
|
|
|
return ERR_PTR(-ENODEV);
|
|
|
|
}
|
|
|
|
|
|
|
|
if ((pdev->class & 0x0000FF) > PCI_SDHCI_IFVENDOR) {
|
|
|
|
dev_err(&pdev->dev, "Unknown interface. Aborting.\n");
|
|
|
|
return ERR_PTR(-ENODEV);
|
|
|
|
}
|
|
|
|
|
|
|
|
host = sdhci_alloc_host(&pdev->dev, sizeof(struct sdhci_pci_slot));
|
|
|
|
if (IS_ERR(host)) {
|
2009-04-10 15:31:10 -06:00
|
|
|
dev_err(&pdev->dev, "cannot allocate host\n");
|
2010-05-26 15:42:11 -06:00
|
|
|
return ERR_CAST(host);
|
2008-03-18 10:35:49 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
slot = sdhci_priv(host);
|
|
|
|
|
|
|
|
slot->chip = chip;
|
|
|
|
slot->host = host;
|
|
|
|
slot->pci_bar = bar;
|
|
|
|
|
|
|
|
host->hw_name = "PCI";
|
|
|
|
host->ops = &sdhci_pci_ops;
|
|
|
|
host->quirks = chip->quirks;
|
|
|
|
|
|
|
|
host->irq = pdev->irq;
|
|
|
|
|
|
|
|
ret = pci_request_region(pdev, bar, mmc_hostname(host->mmc));
|
|
|
|
if (ret) {
|
|
|
|
dev_err(&pdev->dev, "cannot request region\n");
|
2009-04-10 15:31:10 -06:00
|
|
|
goto free;
|
2008-03-18 10:35:49 -06:00
|
|
|
}
|
|
|
|
|
2008-09-28 17:15:56 -06:00
|
|
|
host->ioaddr = pci_ioremap_bar(pdev, bar);
|
2008-03-18 10:35:49 -06:00
|
|
|
if (!host->ioaddr) {
|
|
|
|
dev_err(&pdev->dev, "failed to remap registers\n");
|
2011-03-28 22:46:12 -06:00
|
|
|
ret = -ENOMEM;
|
2008-03-18 10:35:49 -06:00
|
|
|
goto release;
|
|
|
|
}
|
|
|
|
|
2008-04-04 11:36:59 -06:00
|
|
|
if (chip->fixes && chip->fixes->probe_slot) {
|
|
|
|
ret = chip->fixes->probe_slot(slot);
|
|
|
|
if (ret)
|
|
|
|
goto unmap;
|
|
|
|
}
|
|
|
|
|
2010-03-05 14:43:32 -07:00
|
|
|
host->mmc->pm_caps = MMC_PM_KEEP_POWER | MMC_PM_WAKE_SDIO_IRQ;
|
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
ret = sdhci_add_host(host);
|
|
|
|
if (ret)
|
2008-04-04 11:36:59 -06:00
|
|
|
goto remove;
|
2008-03-18 10:35:49 -06:00
|
|
|
|
|
|
|
return slot;
|
|
|
|
|
2008-04-04 11:36:59 -06:00
|
|
|
remove:
|
|
|
|
if (chip->fixes && chip->fixes->remove_slot)
|
2008-04-16 11:13:13 -06:00
|
|
|
chip->fixes->remove_slot(slot, 0);
|
2008-04-04 11:36:59 -06:00
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
unmap:
|
|
|
|
iounmap(host->ioaddr);
|
|
|
|
|
|
|
|
release:
|
|
|
|
pci_release_region(pdev, bar);
|
2009-04-10 15:31:10 -06:00
|
|
|
|
|
|
|
free:
|
2008-03-18 10:35:49 -06:00
|
|
|
sdhci_free_host(host);
|
|
|
|
|
|
|
|
return ERR_PTR(ret);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void sdhci_pci_remove_slot(struct sdhci_pci_slot *slot)
|
|
|
|
{
|
2008-04-16 11:13:13 -06:00
|
|
|
int dead;
|
|
|
|
u32 scratch;
|
|
|
|
|
|
|
|
dead = 0;
|
|
|
|
scratch = readl(slot->host->ioaddr + SDHCI_INT_STATUS);
|
|
|
|
if (scratch == (u32)-1)
|
|
|
|
dead = 1;
|
|
|
|
|
|
|
|
sdhci_remove_host(slot->host, dead);
|
2008-04-04 11:36:59 -06:00
|
|
|
|
|
|
|
if (slot->chip->fixes && slot->chip->fixes->remove_slot)
|
2008-04-16 11:13:13 -06:00
|
|
|
slot->chip->fixes->remove_slot(slot, dead);
|
2008-04-04 11:36:59 -06:00
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
pci_release_region(slot->chip->pdev, slot->pci_bar);
|
2008-04-04 11:36:59 -06:00
|
|
|
|
2008-03-18 10:35:49 -06:00
|
|
|
sdhci_free_host(slot->host);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int __devinit sdhci_pci_probe(struct pci_dev *pdev,
|
|
|
|
const struct pci_device_id *ent)
|
|
|
|
{
|
|
|
|
struct sdhci_pci_chip *chip;
|
|
|
|
struct sdhci_pci_slot *slot;
|
|
|
|
|
2011-03-17 14:46:17 -06:00
|
|
|
u8 slots, first_bar;
|
2008-03-18 10:35:49 -06:00
|
|
|
int ret, i;
|
|
|
|
|
|
|
|
BUG_ON(pdev == NULL);
|
|
|
|
BUG_ON(ent == NULL);
|
|
|
|
|
|
|
|
dev_info(&pdev->dev, "SDHCI controller found [%04x:%04x] (rev %x)\n",
|
2011-03-17 14:46:17 -06:00
|
|
|
(int)pdev->vendor, (int)pdev->device, (int)pdev->revision);
|
2008-03-18 10:35:49 -06:00
|
|
|
|
|
|
|
ret = pci_read_config_byte(pdev, PCI_SLOT_INFO, &slots);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
slots = PCI_SLOT_INFO_SLOTS(slots) + 1;
|
|
|
|
dev_dbg(&pdev->dev, "found %d slot(s)\n", slots);
|
|
|
|
if (slots == 0)
|
|
|
|
return -ENODEV;
|
|
|
|
|
|
|
|
BUG_ON(slots > MAX_SLOTS);
|
|
|
|
|
|
|
|
ret = pci_read_config_byte(pdev, PCI_SLOT_INFO, &first_bar);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
first_bar &= PCI_SLOT_INFO_FIRST_BAR_MASK;
|
|
|
|
|
|
|
|
if (first_bar > 5) {
|
|
|
|
dev_err(&pdev->dev, "Invalid first BAR. Aborting.\n");
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
|
|
|
|
ret = pci_enable_device(pdev);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
chip = kzalloc(sizeof(struct sdhci_pci_chip), GFP_KERNEL);
|
|
|
|
if (!chip) {
|
|
|
|
ret = -ENOMEM;
|
|
|
|
goto err;
|
|
|
|
}
|
|
|
|
|
|
|
|
chip->pdev = pdev;
|
2011-04-05 12:13:13 -06:00
|
|
|
chip->fixes = (const struct sdhci_pci_fixes *)ent->driver_data;
|
2008-03-23 12:33:23 -06:00
|
|
|
if (chip->fixes)
|
|
|
|
chip->quirks = chip->fixes->quirks;
|
2008-03-18 10:35:49 -06:00
|
|
|
chip->num_slots = slots;
|
|
|
|
|
|
|
|
pci_set_drvdata(pdev, chip);
|
|
|
|
|
2008-03-23 12:33:23 -06:00
|
|
|
if (chip->fixes && chip->fixes->probe) {
|
|
|
|
ret = chip->fixes->probe(chip);
|
|
|
|
if (ret)
|
|
|
|
goto free;
|
|
|
|
}
|
|
|
|
|
2010-10-04 08:24:21 -06:00
|
|
|
slots = chip->num_slots; /* Quirk may have changed this */
|
|
|
|
|
2011-04-05 12:13:13 -06:00
|
|
|
for (i = 0; i < slots; i++) {
|
2008-03-18 10:35:49 -06:00
|
|
|
slot = sdhci_pci_probe_slot(pdev, chip, first_bar + i);
|
|
|
|
if (IS_ERR(slot)) {
|
2011-04-05 12:13:13 -06:00
|
|
|
for (i--; i >= 0; i--)
|
2008-03-18 10:35:49 -06:00
|
|
|
sdhci_pci_remove_slot(chip->slots[i]);
|
|
|
|
ret = PTR_ERR(slot);
|
|
|
|
goto free;
|
|
|
|
}
|
|
|
|
|
|
|
|
chip->slots[i] = slot;
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
free:
|
|
|
|
pci_set_drvdata(pdev, NULL);
|
|
|
|
kfree(chip);
|
|
|
|
|
|
|
|
err:
|
|
|
|
pci_disable_device(pdev);
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void __devexit sdhci_pci_remove(struct pci_dev *pdev)
|
|
|
|
{
|
|
|
|
int i;
|
|
|
|
struct sdhci_pci_chip *chip;
|
|
|
|
|
|
|
|
chip = pci_get_drvdata(pdev);
|
|
|
|
|
|
|
|
if (chip) {
|
2011-04-05 12:13:13 -06:00
|
|
|
for (i = 0; i < chip->num_slots; i++)
|
2008-03-18 10:35:49 -06:00
|
|
|
sdhci_pci_remove_slot(chip->slots[i]);
|
|
|
|
|
|
|
|
pci_set_drvdata(pdev, NULL);
|
|
|
|
kfree(chip);
|
|
|
|
}
|
|
|
|
|
|
|
|
pci_disable_device(pdev);
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct pci_driver sdhci_driver = {
|
2011-04-05 12:13:13 -06:00
|
|
|
.name = "sdhci-pci",
|
2008-03-18 10:35:49 -06:00
|
|
|
.id_table = pci_ids,
|
2011-04-05 12:13:13 -06:00
|
|
|
.probe = sdhci_pci_probe,
|
2008-03-18 10:35:49 -06:00
|
|
|
.remove = __devexit_p(sdhci_pci_remove),
|
|
|
|
.suspend = sdhci_pci_suspend,
|
|
|
|
.resume = sdhci_pci_resume,
|
|
|
|
};
|
|
|
|
|
|
|
|
/*****************************************************************************\
|
|
|
|
* *
|
|
|
|
* Driver init/exit *
|
|
|
|
* *
|
|
|
|
\*****************************************************************************/
|
|
|
|
|
|
|
|
static int __init sdhci_drv_init(void)
|
|
|
|
{
|
|
|
|
return pci_register_driver(&sdhci_driver);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void __exit sdhci_drv_exit(void)
|
|
|
|
{
|
|
|
|
pci_unregister_driver(&sdhci_driver);
|
|
|
|
}
|
|
|
|
|
|
|
|
module_init(sdhci_drv_init);
|
|
|
|
module_exit(sdhci_drv_exit);
|
|
|
|
|
2009-04-08 12:14:54 -06:00
|
|
|
MODULE_AUTHOR("Pierre Ossman <pierre@ossman.eu>");
|
2008-03-18 10:35:49 -06:00
|
|
|
MODULE_DESCRIPTION("Secure Digital Host Controller Interface PCI driver");
|
|
|
|
MODULE_LICENSE("GPL");
|