2011-04-07 13:27:43 -06:00
|
|
|
/*
|
|
|
|
* Sony CXD2820R demodulator driver
|
|
|
|
*
|
|
|
|
* Copyright (C) 2010 Antti Palosaari <crope@iki.fi>
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
|
|
* (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License along
|
|
|
|
* with this program; if not, write to the Free Software Foundation, Inc.,
|
|
|
|
* 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
|
|
#include "cxd2820r_priv.h"
|
|
|
|
|
|
|
|
int cxd2820r_debug;
|
|
|
|
module_param_named(debug, cxd2820r_debug, int, 0644);
|
|
|
|
MODULE_PARM_DESC(debug, "Turn on/off frontend debugging (default:off).");
|
|
|
|
|
|
|
|
/* write multiple registers */
|
|
|
|
static int cxd2820r_wr_regs_i2c(struct cxd2820r_priv *priv, u8 i2c, u8 reg,
|
|
|
|
u8 *val, int len)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
u8 buf[len+1];
|
|
|
|
struct i2c_msg msg[1] = {
|
|
|
|
{
|
|
|
|
.addr = i2c,
|
|
|
|
.flags = 0,
|
|
|
|
.len = sizeof(buf),
|
|
|
|
.buf = buf,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
buf[0] = reg;
|
|
|
|
memcpy(&buf[1], val, len);
|
|
|
|
|
|
|
|
ret = i2c_transfer(priv->i2c, msg, 1);
|
|
|
|
if (ret == 1) {
|
|
|
|
ret = 0;
|
|
|
|
} else {
|
|
|
|
warn("i2c wr failed ret:%d reg:%02x len:%d", ret, reg, len);
|
|
|
|
ret = -EREMOTEIO;
|
|
|
|
}
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* read multiple registers */
|
|
|
|
static int cxd2820r_rd_regs_i2c(struct cxd2820r_priv *priv, u8 i2c, u8 reg,
|
|
|
|
u8 *val, int len)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
u8 buf[len];
|
|
|
|
struct i2c_msg msg[2] = {
|
|
|
|
{
|
|
|
|
.addr = i2c,
|
|
|
|
.flags = 0,
|
|
|
|
.len = 1,
|
|
|
|
.buf = ®,
|
|
|
|
}, {
|
|
|
|
.addr = i2c,
|
|
|
|
.flags = I2C_M_RD,
|
|
|
|
.len = sizeof(buf),
|
|
|
|
.buf = buf,
|
|
|
|
}
|
|
|
|
};
|
|
|
|
|
|
|
|
ret = i2c_transfer(priv->i2c, msg, 2);
|
|
|
|
if (ret == 2) {
|
|
|
|
memcpy(val, buf, len);
|
|
|
|
ret = 0;
|
|
|
|
} else {
|
|
|
|
warn("i2c rd failed ret:%d reg:%02x len:%d", ret, reg, len);
|
|
|
|
ret = -EREMOTEIO;
|
|
|
|
}
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* write multiple registers */
|
2011-05-02 15:19:13 -06:00
|
|
|
int cxd2820r_wr_regs(struct cxd2820r_priv *priv, u32 reginfo, u8 *val,
|
2011-04-07 13:27:43 -06:00
|
|
|
int len)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
u8 i2c_addr;
|
|
|
|
u8 reg = (reginfo >> 0) & 0xff;
|
|
|
|
u8 bank = (reginfo >> 8) & 0xff;
|
|
|
|
u8 i2c = (reginfo >> 16) & 0x01;
|
|
|
|
|
|
|
|
/* select I2C */
|
|
|
|
if (i2c)
|
|
|
|
i2c_addr = priv->cfg.i2c_address | (1 << 1); /* DVB-C */
|
|
|
|
else
|
|
|
|
i2c_addr = priv->cfg.i2c_address; /* DVB-T/T2 */
|
|
|
|
|
|
|
|
/* switch bank if needed */
|
|
|
|
if (bank != priv->bank[i2c]) {
|
|
|
|
ret = cxd2820r_wr_regs_i2c(priv, i2c_addr, 0x00, &bank, 1);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
priv->bank[i2c] = bank;
|
|
|
|
}
|
|
|
|
return cxd2820r_wr_regs_i2c(priv, i2c_addr, reg, val, len);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* read multiple registers */
|
2011-05-02 15:19:13 -06:00
|
|
|
int cxd2820r_rd_regs(struct cxd2820r_priv *priv, u32 reginfo, u8 *val,
|
2011-04-07 13:27:43 -06:00
|
|
|
int len)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
u8 i2c_addr;
|
|
|
|
u8 reg = (reginfo >> 0) & 0xff;
|
|
|
|
u8 bank = (reginfo >> 8) & 0xff;
|
|
|
|
u8 i2c = (reginfo >> 16) & 0x01;
|
|
|
|
|
|
|
|
/* select I2C */
|
|
|
|
if (i2c)
|
|
|
|
i2c_addr = priv->cfg.i2c_address | (1 << 1); /* DVB-C */
|
|
|
|
else
|
|
|
|
i2c_addr = priv->cfg.i2c_address; /* DVB-T/T2 */
|
|
|
|
|
|
|
|
/* switch bank if needed */
|
|
|
|
if (bank != priv->bank[i2c]) {
|
|
|
|
ret = cxd2820r_wr_regs_i2c(priv, i2c_addr, 0x00, &bank, 1);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
priv->bank[i2c] = bank;
|
|
|
|
}
|
|
|
|
return cxd2820r_rd_regs_i2c(priv, i2c_addr, reg, val, len);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* write single register */
|
2011-05-02 15:19:13 -06:00
|
|
|
int cxd2820r_wr_reg(struct cxd2820r_priv *priv, u32 reg, u8 val)
|
2011-04-07 13:27:43 -06:00
|
|
|
{
|
|
|
|
return cxd2820r_wr_regs(priv, reg, &val, 1);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* read single register */
|
2011-05-02 15:19:13 -06:00
|
|
|
int cxd2820r_rd_reg(struct cxd2820r_priv *priv, u32 reg, u8 *val)
|
2011-04-07 13:27:43 -06:00
|
|
|
{
|
|
|
|
return cxd2820r_rd_regs(priv, reg, val, 1);
|
|
|
|
}
|
|
|
|
|
|
|
|
/* write single register with mask */
|
2011-05-02 15:19:13 -06:00
|
|
|
int cxd2820r_wr_reg_mask(struct cxd2820r_priv *priv, u32 reg, u8 val,
|
2011-04-07 13:27:43 -06:00
|
|
|
u8 mask)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
u8 tmp;
|
|
|
|
|
|
|
|
/* no need for read if whole reg is written */
|
|
|
|
if (mask != 0xff) {
|
|
|
|
ret = cxd2820r_rd_reg(priv, reg, &tmp);
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
|
|
|
|
val &= mask;
|
|
|
|
tmp &= ~mask;
|
|
|
|
val |= tmp;
|
|
|
|
}
|
|
|
|
|
|
|
|
return cxd2820r_wr_reg(priv, reg, val);
|
|
|
|
}
|
|
|
|
|
2011-05-02 15:19:13 -06:00
|
|
|
int cxd2820r_gpio(struct dvb_frontend *fe)
|
2011-04-07 13:27:43 -06:00
|
|
|
{
|
|
|
|
struct cxd2820r_priv *priv = fe->demodulator_priv;
|
|
|
|
int ret, i;
|
|
|
|
u8 *gpio, tmp0, tmp1;
|
|
|
|
dbg("%s: delsys=%d", __func__, fe->dtv_property_cache.delivery_system);
|
|
|
|
|
|
|
|
switch (fe->dtv_property_cache.delivery_system) {
|
|
|
|
case SYS_DVBT:
|
|
|
|
gpio = priv->cfg.gpio_dvbt;
|
|
|
|
break;
|
|
|
|
case SYS_DVBT2:
|
|
|
|
gpio = priv->cfg.gpio_dvbt2;
|
|
|
|
break;
|
|
|
|
case SYS_DVBC_ANNEX_AC:
|
|
|
|
gpio = priv->cfg.gpio_dvbc;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
ret = -EINVAL;
|
|
|
|
goto error;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* update GPIOs only when needed */
|
|
|
|
if (!memcmp(gpio, priv->gpio, sizeof(priv->gpio)))
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
tmp0 = 0x00;
|
|
|
|
tmp1 = 0x00;
|
|
|
|
for (i = 0; i < sizeof(priv->gpio); i++) {
|
|
|
|
/* enable / disable */
|
|
|
|
if (gpio[i] & CXD2820R_GPIO_E)
|
|
|
|
tmp0 |= (2 << 6) >> (2 * i);
|
|
|
|
else
|
|
|
|
tmp0 |= (1 << 6) >> (2 * i);
|
|
|
|
|
|
|
|
/* input / output */
|
|
|
|
if (gpio[i] & CXD2820R_GPIO_I)
|
|
|
|
tmp1 |= (1 << (3 + i));
|
|
|
|
else
|
|
|
|
tmp1 |= (0 << (3 + i));
|
|
|
|
|
|
|
|
/* high / low */
|
|
|
|
if (gpio[i] & CXD2820R_GPIO_H)
|
|
|
|
tmp1 |= (1 << (0 + i));
|
|
|
|
else
|
|
|
|
tmp1 |= (0 << (0 + i));
|
|
|
|
|
|
|
|
dbg("%s: GPIO i=%d %02x %02x", __func__, i, tmp0, tmp1);
|
|
|
|
}
|
|
|
|
|
|
|
|
dbg("%s: wr gpio=%02x %02x", __func__, tmp0, tmp1);
|
|
|
|
|
|
|
|
/* write bits [7:2] */
|
|
|
|
ret = cxd2820r_wr_reg_mask(priv, 0x00089, tmp0, 0xfc);
|
|
|
|
if (ret)
|
|
|
|
goto error;
|
|
|
|
|
|
|
|
/* write bits [5:0] */
|
|
|
|
ret = cxd2820r_wr_reg_mask(priv, 0x0008e, tmp1, 0x3f);
|
|
|
|
if (ret)
|
|
|
|
goto error;
|
|
|
|
|
|
|
|
memcpy(priv->gpio, gpio, sizeof(priv->gpio));
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
error:
|
|
|
|
dbg("%s: failed:%d", __func__, ret);
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* 64 bit div with round closest, like DIV_ROUND_CLOSEST but 64 bit */
|
2011-05-02 15:19:13 -06:00
|
|
|
u32 cxd2820r_div_u64_round_closest(u64 dividend, u32 divisor)
|
2011-04-07 13:27:43 -06:00
|
|
|
{
|
|
|
|
return div_u64(dividend + (divisor / 2), divisor);
|
|
|
|
}
|
|
|
|
|
2011-12-30 18:22:10 -07:00
|
|
|
static int cxd2820r_set_frontend(struct dvb_frontend *fe)
|
2011-04-07 13:27:43 -06:00
|
|
|
{
|
|
|
|
struct dtv_frontend_properties *c = &fe->dtv_property_cache;
|
|
|
|
int ret;
|
|
|
|
|
2011-11-24 07:59:53 -07:00
|
|
|
dbg("%s: delsys=%d", __func__, fe->dtv_property_cache.delivery_system);
|
|
|
|
switch (c->delivery_system) {
|
|
|
|
case SYS_DVBT:
|
|
|
|
ret = cxd2820r_init_t(fe);
|
|
|
|
if (ret < 0)
|
|
|
|
goto err;
|
2011-12-30 18:22:10 -07:00
|
|
|
ret = cxd2820r_set_frontend_t(fe);
|
2011-11-24 07:59:53 -07:00
|
|
|
if (ret < 0)
|
|
|
|
goto err;
|
|
|
|
break;
|
|
|
|
case SYS_DVBT2:
|
|
|
|
ret = cxd2820r_init_t(fe);
|
|
|
|
if (ret < 0)
|
|
|
|
goto err;
|
2011-12-30 18:22:10 -07:00
|
|
|
ret = cxd2820r_set_frontend_t2(fe);
|
2011-11-24 07:59:53 -07:00
|
|
|
if (ret < 0)
|
|
|
|
goto err;
|
|
|
|
break;
|
2011-12-30 18:22:10 -07:00
|
|
|
case SYS_DVBC_ANNEX_A:
|
2011-11-24 07:59:53 -07:00
|
|
|
ret = cxd2820r_init_c(fe);
|
|
|
|
if (ret < 0)
|
|
|
|
goto err;
|
2011-12-30 18:22:10 -07:00
|
|
|
ret = cxd2820r_set_frontend_c(fe);
|
2011-11-24 07:59:53 -07:00
|
|
|
if (ret < 0)
|
|
|
|
goto err;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
dbg("%s: error state=%d", __func__, fe->dtv_property_cache.delivery_system);
|
|
|
|
ret = -EINVAL;
|
|
|
|
break;
|
2011-04-07 13:27:43 -06:00
|
|
|
}
|
2011-11-24 07:59:53 -07:00
|
|
|
err:
|
2011-04-07 13:27:43 -06:00
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
static int cxd2820r_read_status(struct dvb_frontend *fe, fe_status_t *status)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
|
2011-11-24 07:59:53 -07:00
|
|
|
dbg("%s: delsys=%d", __func__, fe->dtv_property_cache.delivery_system);
|
|
|
|
switch (fe->dtv_property_cache.delivery_system) {
|
|
|
|
case SYS_DVBT:
|
|
|
|
ret = cxd2820r_read_status_t(fe, status);
|
|
|
|
break;
|
|
|
|
case SYS_DVBT2:
|
|
|
|
ret = cxd2820r_read_status_t2(fe, status);
|
|
|
|
break;
|
2011-12-30 18:22:10 -07:00
|
|
|
case SYS_DVBC_ANNEX_A:
|
2011-04-07 13:27:43 -06:00
|
|
|
ret = cxd2820r_read_status_c(fe, status);
|
2011-11-24 07:59:53 -07:00
|
|
|
break;
|
|
|
|
default:
|
|
|
|
ret = -EINVAL;
|
|
|
|
break;
|
2011-04-07 13:27:43 -06:00
|
|
|
}
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
[media] dvb: don't require a parameter for get_frontend
Just like set_frontend, use the dvb cache properties for get_frontend.
This is more consistent, as both functions are now symetric. Also,
at the places get_frontend is called, it makes sense to update the
cache.
Most of this patch were generated by this small perl script:
while (<>) { $file .= $_; }
if ($file =~ m/\.get_frontend\s*=\s*([\d\w_]+)/) {
my $get = $1;
$file =~ s/($get)(\s*\([^\,\)]+)\,\s*struct\s+dtv_frontend_properties\s*\*\s*([_\d\w]+)\)\s*\{/\1\2)\n{\n\tstruct dtv_frontend_properties *\3 = &fe->dtv_property_cache;/g;
}
print $file;
Of course, the changes at dvb_frontend.[ch] were made by hand,
as well as the changes on a few other places, where get_frontend()
is called internally inside the driver.
On some places, get_frontend() were just a void function. Those
occurrences were removed, as the DVB core handles such cases.
Signed-off-by: Mauro Carvalho Chehab <mchehab@redhat.com>
2011-12-30 07:30:21 -07:00
|
|
|
static int cxd2820r_get_frontend(struct dvb_frontend *fe)
|
2011-04-07 13:27:43 -06:00
|
|
|
{
|
2012-01-15 14:30:36 -07:00
|
|
|
struct cxd2820r_priv *priv = fe->demodulator_priv;
|
2011-04-07 13:27:43 -06:00
|
|
|
int ret;
|
|
|
|
|
2011-11-24 07:59:53 -07:00
|
|
|
dbg("%s: delsys=%d", __func__, fe->dtv_property_cache.delivery_system);
|
2012-01-15 14:30:36 -07:00
|
|
|
|
|
|
|
if (priv->delivery_system == SYS_UNDEFINED)
|
|
|
|
return 0;
|
|
|
|
|
2011-11-24 07:59:53 -07:00
|
|
|
switch (fe->dtv_property_cache.delivery_system) {
|
|
|
|
case SYS_DVBT:
|
2011-12-30 18:22:10 -07:00
|
|
|
ret = cxd2820r_get_frontend_t(fe);
|
2011-11-24 07:59:53 -07:00
|
|
|
break;
|
|
|
|
case SYS_DVBT2:
|
2011-12-30 18:22:10 -07:00
|
|
|
ret = cxd2820r_get_frontend_t2(fe);
|
2011-11-24 07:59:53 -07:00
|
|
|
break;
|
2011-12-30 18:22:10 -07:00
|
|
|
case SYS_DVBC_ANNEX_A:
|
|
|
|
ret = cxd2820r_get_frontend_c(fe);
|
2011-11-24 07:59:53 -07:00
|
|
|
break;
|
|
|
|
default:
|
|
|
|
ret = -EINVAL;
|
|
|
|
break;
|
2011-04-07 13:27:43 -06:00
|
|
|
}
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int cxd2820r_read_ber(struct dvb_frontend *fe, u32 *ber)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
|
2011-11-24 07:59:53 -07:00
|
|
|
dbg("%s: delsys=%d", __func__, fe->dtv_property_cache.delivery_system);
|
|
|
|
switch (fe->dtv_property_cache.delivery_system) {
|
|
|
|
case SYS_DVBT:
|
|
|
|
ret = cxd2820r_read_ber_t(fe, ber);
|
|
|
|
break;
|
|
|
|
case SYS_DVBT2:
|
|
|
|
ret = cxd2820r_read_ber_t2(fe, ber);
|
|
|
|
break;
|
2011-12-30 18:22:10 -07:00
|
|
|
case SYS_DVBC_ANNEX_A:
|
2011-04-07 13:27:43 -06:00
|
|
|
ret = cxd2820r_read_ber_c(fe, ber);
|
2011-11-24 07:59:53 -07:00
|
|
|
break;
|
|
|
|
default:
|
|
|
|
ret = -EINVAL;
|
|
|
|
break;
|
2011-04-07 13:27:43 -06:00
|
|
|
}
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int cxd2820r_read_signal_strength(struct dvb_frontend *fe, u16 *strength)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
|
2011-11-24 07:59:53 -07:00
|
|
|
dbg("%s: delsys=%d", __func__, fe->dtv_property_cache.delivery_system);
|
|
|
|
switch (fe->dtv_property_cache.delivery_system) {
|
|
|
|
case SYS_DVBT:
|
|
|
|
ret = cxd2820r_read_signal_strength_t(fe, strength);
|
|
|
|
break;
|
|
|
|
case SYS_DVBT2:
|
|
|
|
ret = cxd2820r_read_signal_strength_t2(fe, strength);
|
|
|
|
break;
|
2011-12-30 18:22:10 -07:00
|
|
|
case SYS_DVBC_ANNEX_A:
|
2011-04-07 13:27:43 -06:00
|
|
|
ret = cxd2820r_read_signal_strength_c(fe, strength);
|
2011-11-24 07:59:53 -07:00
|
|
|
break;
|
|
|
|
default:
|
|
|
|
ret = -EINVAL;
|
|
|
|
break;
|
2011-04-07 13:27:43 -06:00
|
|
|
}
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int cxd2820r_read_snr(struct dvb_frontend *fe, u16 *snr)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
|
2011-11-24 07:59:53 -07:00
|
|
|
dbg("%s: delsys=%d", __func__, fe->dtv_property_cache.delivery_system);
|
|
|
|
switch (fe->dtv_property_cache.delivery_system) {
|
|
|
|
case SYS_DVBT:
|
|
|
|
ret = cxd2820r_read_snr_t(fe, snr);
|
|
|
|
break;
|
|
|
|
case SYS_DVBT2:
|
|
|
|
ret = cxd2820r_read_snr_t2(fe, snr);
|
|
|
|
break;
|
2011-12-30 18:22:10 -07:00
|
|
|
case SYS_DVBC_ANNEX_A:
|
2011-04-07 13:27:43 -06:00
|
|
|
ret = cxd2820r_read_snr_c(fe, snr);
|
2011-11-24 07:59:53 -07:00
|
|
|
break;
|
|
|
|
default:
|
|
|
|
ret = -EINVAL;
|
|
|
|
break;
|
2011-04-07 13:27:43 -06:00
|
|
|
}
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int cxd2820r_read_ucblocks(struct dvb_frontend *fe, u32 *ucblocks)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
|
2011-11-24 07:59:53 -07:00
|
|
|
dbg("%s: delsys=%d", __func__, fe->dtv_property_cache.delivery_system);
|
|
|
|
switch (fe->dtv_property_cache.delivery_system) {
|
|
|
|
case SYS_DVBT:
|
|
|
|
ret = cxd2820r_read_ucblocks_t(fe, ucblocks);
|
|
|
|
break;
|
|
|
|
case SYS_DVBT2:
|
|
|
|
ret = cxd2820r_read_ucblocks_t2(fe, ucblocks);
|
|
|
|
break;
|
2011-12-30 18:22:10 -07:00
|
|
|
case SYS_DVBC_ANNEX_A:
|
2011-04-07 13:27:43 -06:00
|
|
|
ret = cxd2820r_read_ucblocks_c(fe, ucblocks);
|
2011-11-24 07:59:53 -07:00
|
|
|
break;
|
|
|
|
default:
|
|
|
|
ret = -EINVAL;
|
|
|
|
break;
|
2011-04-07 13:27:43 -06:00
|
|
|
}
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int cxd2820r_init(struct dvb_frontend *fe)
|
|
|
|
{
|
2011-11-24 07:59:53 -07:00
|
|
|
return 0;
|
2011-04-07 13:27:43 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
static int cxd2820r_sleep(struct dvb_frontend *fe)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
|
2011-11-24 07:59:53 -07:00
|
|
|
dbg("%s: delsys=%d", __func__, fe->dtv_property_cache.delivery_system);
|
|
|
|
switch (fe->dtv_property_cache.delivery_system) {
|
|
|
|
case SYS_DVBT:
|
|
|
|
ret = cxd2820r_sleep_t(fe);
|
|
|
|
break;
|
|
|
|
case SYS_DVBT2:
|
|
|
|
ret = cxd2820r_sleep_t2(fe);
|
|
|
|
break;
|
2011-12-30 18:22:10 -07:00
|
|
|
case SYS_DVBC_ANNEX_A:
|
2011-04-07 13:27:43 -06:00
|
|
|
ret = cxd2820r_sleep_c(fe);
|
2011-11-24 07:59:53 -07:00
|
|
|
break;
|
|
|
|
default:
|
|
|
|
ret = -EINVAL;
|
|
|
|
break;
|
2011-04-07 13:27:43 -06:00
|
|
|
}
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int cxd2820r_get_tune_settings(struct dvb_frontend *fe,
|
2011-11-24 07:59:53 -07:00
|
|
|
struct dvb_frontend_tune_settings *s)
|
2011-04-07 13:27:43 -06:00
|
|
|
{
|
2011-05-03 17:31:36 -06:00
|
|
|
int ret;
|
2011-04-07 13:27:43 -06:00
|
|
|
|
2011-11-24 07:59:53 -07:00
|
|
|
dbg("%s: delsys=%d", __func__, fe->dtv_property_cache.delivery_system);
|
|
|
|
switch (fe->dtv_property_cache.delivery_system) {
|
|
|
|
case SYS_DVBT:
|
|
|
|
ret = cxd2820r_get_tune_settings_t(fe, s);
|
|
|
|
break;
|
|
|
|
case SYS_DVBT2:
|
|
|
|
ret = cxd2820r_get_tune_settings_t2(fe, s);
|
|
|
|
break;
|
2011-12-30 18:22:10 -07:00
|
|
|
case SYS_DVBC_ANNEX_A:
|
2011-04-07 13:27:43 -06:00
|
|
|
ret = cxd2820r_get_tune_settings_c(fe, s);
|
2011-11-24 07:59:53 -07:00
|
|
|
break;
|
|
|
|
default:
|
|
|
|
ret = -EINVAL;
|
|
|
|
break;
|
2011-04-07 13:27:43 -06:00
|
|
|
}
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2011-12-26 14:03:12 -07:00
|
|
|
static enum dvbfe_search cxd2820r_search(struct dvb_frontend *fe)
|
2011-05-03 17:31:36 -06:00
|
|
|
{
|
|
|
|
struct cxd2820r_priv *priv = fe->demodulator_priv;
|
|
|
|
struct dtv_frontend_properties *c = &fe->dtv_property_cache;
|
|
|
|
int ret, i;
|
|
|
|
fe_status_t status = 0;
|
|
|
|
dbg("%s: delsys=%d", __func__, fe->dtv_property_cache.delivery_system);
|
|
|
|
|
|
|
|
/* switch between DVB-T and DVB-T2 when tune fails */
|
2012-01-15 11:08:30 -07:00
|
|
|
if (priv->last_tune_failed) {
|
2012-01-20 15:48:28 -07:00
|
|
|
if (priv->delivery_system == SYS_DVBT) {
|
|
|
|
ret = cxd2820r_sleep_t(fe);
|
|
|
|
if (ret)
|
|
|
|
goto error;
|
|
|
|
|
2011-05-03 17:31:36 -06:00
|
|
|
c->delivery_system = SYS_DVBT2;
|
2012-01-20 15:48:28 -07:00
|
|
|
} else if (priv->delivery_system == SYS_DVBT2) {
|
|
|
|
ret = cxd2820r_sleep_t2(fe);
|
|
|
|
if (ret)
|
|
|
|
goto error;
|
|
|
|
|
2011-05-03 17:31:36 -06:00
|
|
|
c->delivery_system = SYS_DVBT;
|
2012-01-20 15:48:28 -07:00
|
|
|
}
|
2011-05-03 17:31:36 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
/* set frontend */
|
2011-12-30 18:22:10 -07:00
|
|
|
ret = cxd2820r_set_frontend(fe);
|
2011-05-03 17:31:36 -06:00
|
|
|
if (ret)
|
|
|
|
goto error;
|
|
|
|
|
|
|
|
|
|
|
|
/* frontend lock wait loop count */
|
|
|
|
switch (priv->delivery_system) {
|
|
|
|
case SYS_DVBT:
|
2012-01-15 12:50:11 -07:00
|
|
|
case SYS_DVBC_ANNEX_A:
|
2011-05-03 17:31:36 -06:00
|
|
|
i = 20;
|
|
|
|
break;
|
|
|
|
case SYS_DVBT2:
|
|
|
|
i = 40;
|
|
|
|
break;
|
|
|
|
case SYS_UNDEFINED:
|
|
|
|
default:
|
|
|
|
i = 0;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* wait frontend lock */
|
|
|
|
for (; i > 0; i--) {
|
|
|
|
dbg("%s: LOOP=%d", __func__, i);
|
|
|
|
msleep(50);
|
|
|
|
ret = cxd2820r_read_status(fe, &status);
|
|
|
|
if (ret)
|
|
|
|
goto error;
|
|
|
|
|
|
|
|
if (status & FE_HAS_SIGNAL)
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* check if we have a valid signal */
|
|
|
|
if (status) {
|
|
|
|
priv->last_tune_failed = 0;
|
|
|
|
return DVBFE_ALGO_SEARCH_SUCCESS;
|
|
|
|
} else {
|
|
|
|
priv->last_tune_failed = 1;
|
|
|
|
return DVBFE_ALGO_SEARCH_AGAIN;
|
|
|
|
}
|
|
|
|
|
|
|
|
error:
|
|
|
|
dbg("%s: failed:%d", __func__, ret);
|
|
|
|
return DVBFE_ALGO_SEARCH_ERROR;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int cxd2820r_get_frontend_algo(struct dvb_frontend *fe)
|
|
|
|
{
|
|
|
|
return DVBFE_ALGO_CUSTOM;
|
|
|
|
}
|
|
|
|
|
2011-04-07 13:27:43 -06:00
|
|
|
static void cxd2820r_release(struct dvb_frontend *fe)
|
|
|
|
{
|
|
|
|
struct cxd2820r_priv *priv = fe->demodulator_priv;
|
|
|
|
dbg("%s", __func__);
|
|
|
|
|
2011-11-24 07:59:53 -07:00
|
|
|
kfree(priv);
|
2011-04-07 13:27:43 -06:00
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
2011-08-09 04:16:21 -06:00
|
|
|
static int cxd2820r_i2c_gate_ctrl(struct dvb_frontend *fe, int enable)
|
2011-04-07 13:27:43 -06:00
|
|
|
{
|
|
|
|
struct cxd2820r_priv *priv = fe->demodulator_priv;
|
2011-08-09 04:16:21 -06:00
|
|
|
dbg("%s: %d", __func__, enable);
|
|
|
|
|
|
|
|
/* Bit 0 of reg 0xdb in bank 0x00 controls I2C repeater */
|
|
|
|
return cxd2820r_wr_reg_mask(priv, 0xdb, enable ? 1 : 0, 0x1);
|
2011-04-07 13:27:43 -06:00
|
|
|
}
|
|
|
|
|
2011-11-24 07:59:53 -07:00
|
|
|
static const struct dvb_frontend_ops cxd2820r_ops = {
|
2011-12-30 18:22:10 -07:00
|
|
|
.delsys = { SYS_DVBT, SYS_DVBT2, SYS_DVBC_ANNEX_A },
|
2011-11-24 07:59:53 -07:00
|
|
|
/* default: DVB-T/T2 */
|
|
|
|
.info = {
|
2012-01-18 09:57:33 -07:00
|
|
|
.name = "Sony CXD2820R",
|
2011-11-24 07:59:53 -07:00
|
|
|
|
|
|
|
.caps = FE_CAN_FEC_1_2 |
|
|
|
|
FE_CAN_FEC_2_3 |
|
|
|
|
FE_CAN_FEC_3_4 |
|
|
|
|
FE_CAN_FEC_5_6 |
|
|
|
|
FE_CAN_FEC_7_8 |
|
|
|
|
FE_CAN_FEC_AUTO |
|
|
|
|
FE_CAN_QPSK |
|
|
|
|
FE_CAN_QAM_16 |
|
2012-01-18 09:57:33 -07:00
|
|
|
FE_CAN_QAM_32 |
|
2011-11-24 07:59:53 -07:00
|
|
|
FE_CAN_QAM_64 |
|
2012-01-18 09:57:33 -07:00
|
|
|
FE_CAN_QAM_128 |
|
2011-11-24 07:59:53 -07:00
|
|
|
FE_CAN_QAM_256 |
|
|
|
|
FE_CAN_QAM_AUTO |
|
|
|
|
FE_CAN_TRANSMISSION_MODE_AUTO |
|
|
|
|
FE_CAN_GUARD_INTERVAL_AUTO |
|
|
|
|
FE_CAN_HIERARCHY_AUTO |
|
|
|
|
FE_CAN_MUTE_TS |
|
|
|
|
FE_CAN_2G_MODULATION
|
|
|
|
},
|
2011-04-07 13:27:43 -06:00
|
|
|
|
2011-11-24 07:59:53 -07:00
|
|
|
.release = cxd2820r_release,
|
|
|
|
.init = cxd2820r_init,
|
|
|
|
.sleep = cxd2820r_sleep,
|
2011-04-07 13:27:43 -06:00
|
|
|
|
2011-11-24 07:59:53 -07:00
|
|
|
.get_tune_settings = cxd2820r_get_tune_settings,
|
|
|
|
.i2c_gate_ctrl = cxd2820r_i2c_gate_ctrl,
|
2011-04-07 13:27:43 -06:00
|
|
|
|
2011-12-30 18:22:10 -07:00
|
|
|
.get_frontend = cxd2820r_get_frontend,
|
2011-04-07 13:27:43 -06:00
|
|
|
|
2011-11-24 07:59:53 -07:00
|
|
|
.get_frontend_algo = cxd2820r_get_frontend_algo,
|
|
|
|
.search = cxd2820r_search,
|
2011-04-07 13:27:43 -06:00
|
|
|
|
2011-11-24 07:59:53 -07:00
|
|
|
.read_status = cxd2820r_read_status,
|
|
|
|
.read_snr = cxd2820r_read_snr,
|
|
|
|
.read_ber = cxd2820r_read_ber,
|
|
|
|
.read_ucblocks = cxd2820r_read_ucblocks,
|
|
|
|
.read_signal_strength = cxd2820r_read_signal_strength,
|
|
|
|
};
|
2011-04-07 13:27:43 -06:00
|
|
|
|
2011-11-24 07:59:53 -07:00
|
|
|
struct dvb_frontend *cxd2820r_attach(const struct cxd2820r_config *cfg,
|
2012-01-19 10:46:43 -07:00
|
|
|
struct i2c_adapter *i2c)
|
2011-11-24 07:59:53 -07:00
|
|
|
{
|
|
|
|
struct cxd2820r_priv *priv = NULL;
|
|
|
|
int ret;
|
|
|
|
u8 tmp;
|
|
|
|
|
|
|
|
priv = kzalloc(sizeof (struct cxd2820r_priv), GFP_KERNEL);
|
|
|
|
if (!priv)
|
|
|
|
goto error;
|
2011-04-07 13:27:43 -06:00
|
|
|
|
2011-11-24 07:59:53 -07:00
|
|
|
priv->i2c = i2c;
|
|
|
|
memcpy(&priv->cfg, cfg, sizeof (struct cxd2820r_config));
|
|
|
|
|
|
|
|
priv->bank[0] = priv->bank[1] = 0xff;
|
|
|
|
ret = cxd2820r_rd_reg(priv, 0x000fd, &tmp);
|
|
|
|
dbg("%s: chip id=%02x", __func__, tmp);
|
|
|
|
if (ret || tmp != 0xe1)
|
|
|
|
goto error;
|
|
|
|
|
|
|
|
memcpy(&priv->fe.ops, &cxd2820r_ops, sizeof (struct dvb_frontend_ops));
|
|
|
|
priv->fe.demodulator_priv = priv;
|
|
|
|
return &priv->fe;
|
2011-04-07 13:27:43 -06:00
|
|
|
error:
|
|
|
|
kfree(priv);
|
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL(cxd2820r_attach);
|
|
|
|
|
|
|
|
MODULE_AUTHOR("Antti Palosaari <crope@iki.fi>");
|
|
|
|
MODULE_DESCRIPTION("Sony CXD2820R demodulator driver");
|
|
|
|
MODULE_LICENSE("GPL");
|