2011-06-04 18:38:28 -06:00
|
|
|
/*
|
|
|
|
* Moorestown platform Langwell chip GPIO driver
|
|
|
|
*
|
2009-09-22 17:46:36 -06:00
|
|
|
* Copyright (c) 2008 - 2009, Intel Corporation.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
* Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* Supports:
|
|
|
|
* Moorestown platform Langwell chip.
|
2010-05-26 15:42:25 -06:00
|
|
|
* Medfield platform Penwell chip.
|
2010-10-27 16:33:23 -06:00
|
|
|
* Whitney point.
|
2009-09-22 17:46:36 -06:00
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/pci.h>
|
2010-10-27 16:33:23 -06:00
|
|
|
#include <linux/platform_device.h>
|
2009-09-22 17:46:36 -06:00
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/delay.h>
|
|
|
|
#include <linux/stddef.h>
|
|
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/irq.h>
|
|
|
|
#include <linux/io.h>
|
|
|
|
#include <linux/gpio.h>
|
include cleanup: Update gfp.h and slab.h includes to prepare for breaking implicit slab.h inclusion from percpu.h
percpu.h is included by sched.h and module.h and thus ends up being
included when building most .c files. percpu.h includes slab.h which
in turn includes gfp.h making everything defined by the two files
universally available and complicating inclusion dependencies.
percpu.h -> slab.h dependency is about to be removed. Prepare for
this change by updating users of gfp and slab facilities include those
headers directly instead of assuming availability. As this conversion
needs to touch large number of source files, the following script is
used as the basis of conversion.
http://userweb.kernel.org/~tj/misc/slabh-sweep.py
The script does the followings.
* Scan files for gfp and slab usages and update includes such that
only the necessary includes are there. ie. if only gfp is used,
gfp.h, if slab is used, slab.h.
* When the script inserts a new include, it looks at the include
blocks and try to put the new include such that its order conforms
to its surrounding. It's put in the include block which contains
core kernel includes, in the same order that the rest are ordered -
alphabetical, Christmas tree, rev-Xmas-tree or at the end if there
doesn't seem to be any matching order.
* If the script can't find a place to put a new include (mostly
because the file doesn't have fitting include block), it prints out
an error message indicating which .h file needs to be added to the
file.
The conversion was done in the following steps.
1. The initial automatic conversion of all .c files updated slightly
over 4000 files, deleting around 700 includes and adding ~480 gfp.h
and ~3000 slab.h inclusions. The script emitted errors for ~400
files.
2. Each error was manually checked. Some didn't need the inclusion,
some needed manual addition while adding it to implementation .h or
embedding .c file was more appropriate for others. This step added
inclusions to around 150 files.
3. The script was run again and the output was compared to the edits
from #2 to make sure no file was left behind.
4. Several build tests were done and a couple of problems were fixed.
e.g. lib/decompress_*.c used malloc/free() wrappers around slab
APIs requiring slab.h to be added manually.
5. The script was run on all .h files but without automatically
editing them as sprinkling gfp.h and slab.h inclusions around .h
files could easily lead to inclusion dependency hell. Most gfp.h
inclusion directives were ignored as stuff from gfp.h was usually
wildly available and often used in preprocessor macros. Each
slab.h inclusion directive was examined and added manually as
necessary.
6. percpu.h was updated not to include slab.h.
7. Build test were done on the following configurations and failures
were fixed. CONFIG_GCOV_KERNEL was turned off for all tests (as my
distributed build env didn't work with gcov compiles) and a few
more options had to be turned off depending on archs to make things
build (like ipr on powerpc/64 which failed due to missing writeq).
* x86 and x86_64 UP and SMP allmodconfig and a custom test config.
* powerpc and powerpc64 SMP allmodconfig
* sparc and sparc64 SMP allmodconfig
* ia64 SMP allmodconfig
* s390 SMP allmodconfig
* alpha SMP allmodconfig
* um on x86_64 SMP allmodconfig
8. percpu.h modifications were reverted so that it could be applied as
a separate patch and serve as bisection point.
Given the fact that I had only a couple of failures from tests on step
6, I'm fairly confident about the coverage of this conversion patch.
If there is a breakage, it's likely to be something in one of the arch
headers which should be easily discoverable easily on most builds of
the specific arch.
Signed-off-by: Tejun Heo <tj@kernel.org>
Guess-its-ok-by: Christoph Lameter <cl@linux-foundation.org>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Lee Schermerhorn <Lee.Schermerhorn@hp.com>
2010-03-24 02:04:11 -06:00
|
|
|
#include <linux/slab.h>
|
2011-05-10 07:23:45 -06:00
|
|
|
#include <linux/pm_runtime.h>
|
2012-05-02 02:15:50 -06:00
|
|
|
#include <linux/irqdomain.h>
|
2009-09-22 17:46:36 -06:00
|
|
|
|
2010-05-26 15:42:25 -06:00
|
|
|
/*
|
|
|
|
* Langwell chip has 64 pins and thus there are 2 32bit registers to control
|
|
|
|
* each feature, while Penwell chip has 96 pins for each block, and need 3 32bit
|
|
|
|
* registers to control them, so we only define the order here instead of a
|
|
|
|
* structure, to get a bit offset for a pin (use GPDR as an example):
|
|
|
|
*
|
|
|
|
* nreg = ngpio / 32;
|
|
|
|
* reg = offset / 32;
|
|
|
|
* bit = offset % 32;
|
|
|
|
* reg_addr = reg_base + GPDR * nreg * 4 + reg * 4;
|
|
|
|
*
|
|
|
|
* so the bit of reg_addr is to control pin offset's GPDR feature
|
|
|
|
*/
|
|
|
|
|
|
|
|
enum GPIO_REG {
|
|
|
|
GPLR = 0, /* pin level read-only */
|
|
|
|
GPDR, /* pin direction */
|
|
|
|
GPSR, /* pin set */
|
|
|
|
GPCR, /* pin clear */
|
|
|
|
GRER, /* rising edge detect */
|
|
|
|
GFER, /* falling edge detect */
|
|
|
|
GEDR, /* edge detect result */
|
2011-10-03 05:36:07 -06:00
|
|
|
GAFR, /* alt function */
|
2009-09-22 17:46:36 -06:00
|
|
|
};
|
|
|
|
|
|
|
|
struct lnw_gpio {
|
|
|
|
struct gpio_chip chip;
|
2010-05-26 15:42:25 -06:00
|
|
|
void *reg_base;
|
2009-09-22 17:46:36 -06:00
|
|
|
spinlock_t lock;
|
2011-05-10 07:23:45 -06:00
|
|
|
struct pci_dev *pdev;
|
2012-05-02 02:15:50 -06:00
|
|
|
struct irq_domain *domain;
|
2009-09-22 17:46:36 -06:00
|
|
|
};
|
|
|
|
|
2012-12-20 15:45:51 -07:00
|
|
|
#define to_lnw_priv(chip) container_of(chip, struct lnw_gpio, chip)
|
|
|
|
|
2010-05-26 15:42:25 -06:00
|
|
|
static void __iomem *gpio_reg(struct gpio_chip *chip, unsigned offset,
|
|
|
|
enum GPIO_REG reg_type)
|
2009-09-22 17:46:36 -06:00
|
|
|
{
|
2012-12-20 15:45:51 -07:00
|
|
|
struct lnw_gpio *lnw = to_lnw_priv(chip);
|
2010-05-26 15:42:25 -06:00
|
|
|
unsigned nreg = chip->ngpio / 32;
|
2009-09-22 17:46:36 -06:00
|
|
|
u8 reg = offset / 32;
|
2010-05-26 15:42:25 -06:00
|
|
|
void __iomem *ptr;
|
|
|
|
|
|
|
|
ptr = (void __iomem *)(lnw->reg_base + reg_type * nreg * 4 + reg * 4);
|
|
|
|
return ptr;
|
|
|
|
}
|
|
|
|
|
2011-10-03 05:36:07 -06:00
|
|
|
static void __iomem *gpio_reg_2bit(struct gpio_chip *chip, unsigned offset,
|
|
|
|
enum GPIO_REG reg_type)
|
|
|
|
{
|
2012-12-20 15:45:51 -07:00
|
|
|
struct lnw_gpio *lnw = to_lnw_priv(chip);
|
2011-10-03 05:36:07 -06:00
|
|
|
unsigned nreg = chip->ngpio / 32;
|
|
|
|
u8 reg = offset / 16;
|
|
|
|
void __iomem *ptr;
|
|
|
|
|
|
|
|
ptr = (void __iomem *)(lnw->reg_base + reg_type * nreg * 4 + reg * 4);
|
|
|
|
return ptr;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int lnw_gpio_request(struct gpio_chip *chip, unsigned offset)
|
|
|
|
{
|
|
|
|
void __iomem *gafr = gpio_reg_2bit(chip, offset, GAFR);
|
|
|
|
u32 value = readl(gafr);
|
|
|
|
int shift = (offset % 16) << 1, af = (value >> shift) & 3;
|
|
|
|
|
|
|
|
if (af) {
|
|
|
|
value &= ~(3 << shift);
|
|
|
|
writel(value, gafr);
|
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2010-05-26 15:42:25 -06:00
|
|
|
static int lnw_gpio_get(struct gpio_chip *chip, unsigned offset)
|
|
|
|
{
|
|
|
|
void __iomem *gplr = gpio_reg(chip, offset, GPLR);
|
2009-09-22 17:46:36 -06:00
|
|
|
|
|
|
|
return readl(gplr) & BIT(offset % 32);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void lnw_gpio_set(struct gpio_chip *chip, unsigned offset, int value)
|
|
|
|
{
|
|
|
|
void __iomem *gpsr, *gpcr;
|
|
|
|
|
|
|
|
if (value) {
|
2010-05-26 15:42:25 -06:00
|
|
|
gpsr = gpio_reg(chip, offset, GPSR);
|
2009-09-22 17:46:36 -06:00
|
|
|
writel(BIT(offset % 32), gpsr);
|
|
|
|
} else {
|
2010-05-26 15:42:25 -06:00
|
|
|
gpcr = gpio_reg(chip, offset, GPCR);
|
2009-09-22 17:46:36 -06:00
|
|
|
writel(BIT(offset % 32), gpcr);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static int lnw_gpio_direction_input(struct gpio_chip *chip, unsigned offset)
|
|
|
|
{
|
2012-12-20 15:45:51 -07:00
|
|
|
struct lnw_gpio *lnw = to_lnw_priv(chip);
|
2010-05-26 15:42:25 -06:00
|
|
|
void __iomem *gpdr = gpio_reg(chip, offset, GPDR);
|
2009-09-22 17:46:36 -06:00
|
|
|
u32 value;
|
|
|
|
unsigned long flags;
|
|
|
|
|
2011-05-10 07:23:45 -06:00
|
|
|
if (lnw->pdev)
|
|
|
|
pm_runtime_get(&lnw->pdev->dev);
|
|
|
|
|
2009-09-22 17:46:36 -06:00
|
|
|
spin_lock_irqsave(&lnw->lock, flags);
|
|
|
|
value = readl(gpdr);
|
|
|
|
value &= ~BIT(offset % 32);
|
|
|
|
writel(value, gpdr);
|
|
|
|
spin_unlock_irqrestore(&lnw->lock, flags);
|
2011-05-10 07:23:45 -06:00
|
|
|
|
|
|
|
if (lnw->pdev)
|
|
|
|
pm_runtime_put(&lnw->pdev->dev);
|
|
|
|
|
2009-09-22 17:46:36 -06:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int lnw_gpio_direction_output(struct gpio_chip *chip,
|
|
|
|
unsigned offset, int value)
|
|
|
|
{
|
2012-12-20 15:45:51 -07:00
|
|
|
struct lnw_gpio *lnw = to_lnw_priv(chip);
|
2010-05-26 15:42:25 -06:00
|
|
|
void __iomem *gpdr = gpio_reg(chip, offset, GPDR);
|
2009-09-22 17:46:36 -06:00
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
lnw_gpio_set(chip, offset, value);
|
2011-05-10 07:23:45 -06:00
|
|
|
|
|
|
|
if (lnw->pdev)
|
|
|
|
pm_runtime_get(&lnw->pdev->dev);
|
|
|
|
|
2009-09-22 17:46:36 -06:00
|
|
|
spin_lock_irqsave(&lnw->lock, flags);
|
|
|
|
value = readl(gpdr);
|
2011-04-08 20:49:08 -06:00
|
|
|
value |= BIT(offset % 32);
|
2009-09-22 17:46:36 -06:00
|
|
|
writel(value, gpdr);
|
|
|
|
spin_unlock_irqrestore(&lnw->lock, flags);
|
2011-05-10 07:23:45 -06:00
|
|
|
|
|
|
|
if (lnw->pdev)
|
|
|
|
pm_runtime_put(&lnw->pdev->dev);
|
|
|
|
|
2009-09-22 17:46:36 -06:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int lnw_gpio_to_irq(struct gpio_chip *chip, unsigned offset)
|
|
|
|
{
|
2012-12-20 15:45:51 -07:00
|
|
|
struct lnw_gpio *lnw = to_lnw_priv(chip);
|
2012-05-02 02:15:50 -06:00
|
|
|
return irq_create_mapping(lnw->domain, offset);
|
2009-09-22 17:46:36 -06:00
|
|
|
}
|
|
|
|
|
2011-01-12 18:00:13 -07:00
|
|
|
static int lnw_irq_type(struct irq_data *d, unsigned type)
|
2009-09-22 17:46:36 -06:00
|
|
|
{
|
2011-01-12 18:00:13 -07:00
|
|
|
struct lnw_gpio *lnw = irq_data_get_irq_chip_data(d);
|
2012-05-02 02:15:50 -06:00
|
|
|
u32 gpio = irqd_to_hwirq(d);
|
2009-09-22 17:46:36 -06:00
|
|
|
unsigned long flags;
|
|
|
|
u32 value;
|
2010-05-26 15:42:25 -06:00
|
|
|
void __iomem *grer = gpio_reg(&lnw->chip, gpio, GRER);
|
|
|
|
void __iomem *gfer = gpio_reg(&lnw->chip, gpio, GFER);
|
2009-09-22 17:46:36 -06:00
|
|
|
|
2009-12-15 17:46:18 -07:00
|
|
|
if (gpio >= lnw->chip.ngpio)
|
2009-09-22 17:46:36 -06:00
|
|
|
return -EINVAL;
|
2011-05-10 07:23:45 -06:00
|
|
|
|
|
|
|
if (lnw->pdev)
|
|
|
|
pm_runtime_get(&lnw->pdev->dev);
|
|
|
|
|
2009-09-22 17:46:36 -06:00
|
|
|
spin_lock_irqsave(&lnw->lock, flags);
|
|
|
|
if (type & IRQ_TYPE_EDGE_RISING)
|
|
|
|
value = readl(grer) | BIT(gpio % 32);
|
|
|
|
else
|
|
|
|
value = readl(grer) & (~BIT(gpio % 32));
|
|
|
|
writel(value, grer);
|
|
|
|
|
|
|
|
if (type & IRQ_TYPE_EDGE_FALLING)
|
|
|
|
value = readl(gfer) | BIT(gpio % 32);
|
|
|
|
else
|
|
|
|
value = readl(gfer) & (~BIT(gpio % 32));
|
|
|
|
writel(value, gfer);
|
|
|
|
spin_unlock_irqrestore(&lnw->lock, flags);
|
|
|
|
|
2011-05-10 07:23:45 -06:00
|
|
|
if (lnw->pdev)
|
|
|
|
pm_runtime_put(&lnw->pdev->dev);
|
|
|
|
|
2009-09-22 17:46:36 -06:00
|
|
|
return 0;
|
2010-10-27 16:33:22 -06:00
|
|
|
}
|
2009-09-22 17:46:36 -06:00
|
|
|
|
2011-01-12 18:00:13 -07:00
|
|
|
static void lnw_irq_unmask(struct irq_data *d)
|
2009-09-22 17:46:36 -06:00
|
|
|
{
|
2010-10-27 16:33:22 -06:00
|
|
|
}
|
2009-09-22 17:46:36 -06:00
|
|
|
|
2011-01-12 18:00:13 -07:00
|
|
|
static void lnw_irq_mask(struct irq_data *d)
|
2009-09-22 17:46:36 -06:00
|
|
|
{
|
2010-10-27 16:33:22 -06:00
|
|
|
}
|
2009-09-22 17:46:36 -06:00
|
|
|
|
|
|
|
static struct irq_chip lnw_irqchip = {
|
|
|
|
.name = "LNW-GPIO",
|
2011-01-12 18:00:13 -07:00
|
|
|
.irq_mask = lnw_irq_mask,
|
|
|
|
.irq_unmask = lnw_irq_unmask,
|
|
|
|
.irq_set_type = lnw_irq_type,
|
2009-09-22 17:46:36 -06:00
|
|
|
};
|
|
|
|
|
2010-05-26 15:42:25 -06:00
|
|
|
static DEFINE_PCI_DEVICE_TABLE(lnw_gpio_ids) = { /* pin number */
|
|
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, 0x080f), .driver_data = 64 },
|
|
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, 0x081f), .driver_data = 96 },
|
|
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, 0x081a), .driver_data = 96 },
|
2012-12-18 18:52:12 -07:00
|
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, 0x08eb), .driver_data = 96 },
|
|
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_INTEL, 0x08f7), .driver_data = 96 },
|
2009-09-22 17:46:36 -06:00
|
|
|
{ 0, }
|
|
|
|
};
|
|
|
|
MODULE_DEVICE_TABLE(pci, lnw_gpio_ids);
|
|
|
|
|
|
|
|
static void lnw_irq_handler(unsigned irq, struct irq_desc *desc)
|
|
|
|
{
|
2011-03-17 13:32:49 -06:00
|
|
|
struct irq_data *data = irq_desc_get_irq_data(desc);
|
|
|
|
struct lnw_gpio *lnw = irq_data_get_irq_handler_data(data);
|
|
|
|
struct irq_chip *chip = irq_data_get_irq_chip(data);
|
2011-03-17 13:32:58 -06:00
|
|
|
u32 base, gpio, mask;
|
2011-03-17 13:32:55 -06:00
|
|
|
unsigned long pending;
|
2009-09-22 17:46:36 -06:00
|
|
|
void __iomem *gedr;
|
|
|
|
|
|
|
|
/* check GPIO controller to check which pin triggered the interrupt */
|
2010-05-26 15:42:25 -06:00
|
|
|
for (base = 0; base < lnw->chip.ngpio; base += 32) {
|
|
|
|
gedr = gpio_reg(&lnw->chip, base, GEDR);
|
2012-05-10 04:01:22 -06:00
|
|
|
while ((pending = readl(gedr))) {
|
2011-07-08 03:02:18 -06:00
|
|
|
gpio = __ffs(pending);
|
2011-03-17 13:32:58 -06:00
|
|
|
mask = BIT(gpio);
|
|
|
|
/* Clear before handling so we can't lose an edge */
|
|
|
|
writel(mask, gedr);
|
2012-05-02 02:15:50 -06:00
|
|
|
generic_handle_irq(irq_find_mapping(lnw->domain,
|
|
|
|
base + gpio));
|
2011-03-17 13:32:55 -06:00
|
|
|
}
|
2009-09-22 17:46:36 -06:00
|
|
|
}
|
2011-01-25 16:07:15 -07:00
|
|
|
|
2011-03-17 13:32:49 -06:00
|
|
|
chip->irq_eoi(data);
|
2009-09-22 17:46:36 -06:00
|
|
|
}
|
|
|
|
|
2012-04-05 03:15:17 -06:00
|
|
|
static void lnw_irq_init_hw(struct lnw_gpio *lnw)
|
|
|
|
{
|
|
|
|
void __iomem *reg;
|
|
|
|
unsigned base;
|
|
|
|
|
|
|
|
for (base = 0; base < lnw->chip.ngpio; base += 32) {
|
|
|
|
/* Clear the rising-edge detect register */
|
|
|
|
reg = gpio_reg(&lnw->chip, base, GRER);
|
|
|
|
writel(0, reg);
|
|
|
|
/* Clear the falling-edge detect register */
|
|
|
|
reg = gpio_reg(&lnw->chip, base, GFER);
|
|
|
|
writel(0, reg);
|
|
|
|
/* Clear the edge detect status register */
|
|
|
|
reg = gpio_reg(&lnw->chip, base, GEDR);
|
|
|
|
writel(~0, reg);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2012-05-02 02:15:50 -06:00
|
|
|
static int lnw_gpio_irq_map(struct irq_domain *d, unsigned int virq,
|
|
|
|
irq_hw_number_t hw)
|
|
|
|
{
|
|
|
|
struct lnw_gpio *lnw = d->host_data;
|
|
|
|
|
|
|
|
irq_set_chip_and_handler_name(virq, &lnw_irqchip, handle_simple_irq,
|
|
|
|
"demux");
|
|
|
|
irq_set_chip_data(virq, lnw);
|
|
|
|
irq_set_irq_type(virq, IRQ_TYPE_NONE);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static const struct irq_domain_ops lnw_gpio_irq_ops = {
|
|
|
|
.map = lnw_gpio_irq_map,
|
|
|
|
.xlate = irq_domain_xlate_twocell,
|
|
|
|
};
|
|
|
|
|
2011-05-10 07:23:45 -06:00
|
|
|
static int lnw_gpio_runtime_idle(struct device *dev)
|
|
|
|
{
|
|
|
|
int err = pm_schedule_suspend(dev, 500);
|
|
|
|
|
|
|
|
if (!err)
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
return -EBUSY;
|
|
|
|
}
|
|
|
|
|
|
|
|
static const struct dev_pm_ops lnw_gpio_pm_ops = {
|
2012-12-20 15:45:51 -07:00
|
|
|
SET_RUNTIME_PM_OPS(NULL, NULL, lnw_gpio_runtime_idle)
|
2011-05-10 07:23:45 -06:00
|
|
|
};
|
|
|
|
|
2012-11-19 11:22:34 -07:00
|
|
|
static int lnw_gpio_probe(struct pci_dev *pdev,
|
2009-09-22 17:46:36 -06:00
|
|
|
const struct pci_device_id *id)
|
|
|
|
{
|
|
|
|
void *base;
|
|
|
|
resource_size_t start, len;
|
|
|
|
struct lnw_gpio *lnw;
|
|
|
|
u32 gpio_base;
|
2012-08-05 03:52:34 -06:00
|
|
|
int retval;
|
2012-04-05 03:15:16 -06:00
|
|
|
int ngpio = id->driver_data;
|
2009-09-22 17:46:36 -06:00
|
|
|
|
|
|
|
retval = pci_enable_device(pdev);
|
|
|
|
if (retval)
|
2012-04-05 03:15:15 -06:00
|
|
|
return retval;
|
2009-09-22 17:46:36 -06:00
|
|
|
|
|
|
|
retval = pci_request_regions(pdev, "langwell_gpio");
|
|
|
|
if (retval) {
|
|
|
|
dev_err(&pdev->dev, "error requesting resources\n");
|
2012-12-20 15:45:51 -07:00
|
|
|
goto err_pci_req_region;
|
2009-09-22 17:46:36 -06:00
|
|
|
}
|
2012-05-02 02:15:50 -06:00
|
|
|
/* get the gpio_base from bar1 */
|
2009-09-22 17:46:36 -06:00
|
|
|
start = pci_resource_start(pdev, 1);
|
|
|
|
len = pci_resource_len(pdev, 1);
|
|
|
|
base = ioremap_nocache(start, len);
|
|
|
|
if (!base) {
|
|
|
|
dev_err(&pdev->dev, "error mapping bar1\n");
|
2012-08-05 03:52:34 -06:00
|
|
|
retval = -EFAULT;
|
2012-12-20 15:45:51 -07:00
|
|
|
goto err_ioremap;
|
2009-09-22 17:46:36 -06:00
|
|
|
}
|
|
|
|
gpio_base = *((u32 *)base + 1);
|
|
|
|
/* release the IO mapping, since we already get the info from bar1 */
|
|
|
|
iounmap(base);
|
|
|
|
/* get the register base from bar0 */
|
|
|
|
start = pci_resource_start(pdev, 0);
|
|
|
|
len = pci_resource_len(pdev, 0);
|
2012-04-05 03:15:15 -06:00
|
|
|
base = devm_ioremap_nocache(&pdev->dev, start, len);
|
2009-09-22 17:46:36 -06:00
|
|
|
if (!base) {
|
|
|
|
dev_err(&pdev->dev, "error mapping bar0\n");
|
|
|
|
retval = -EFAULT;
|
2012-12-20 15:45:51 -07:00
|
|
|
goto err_ioremap;
|
2009-09-22 17:46:36 -06:00
|
|
|
}
|
|
|
|
|
2012-12-20 15:45:51 -07:00
|
|
|
lnw = devm_kzalloc(&pdev->dev, sizeof(*lnw), GFP_KERNEL);
|
2009-09-22 17:46:36 -06:00
|
|
|
if (!lnw) {
|
|
|
|
dev_err(&pdev->dev, "can't allocate langwell_gpio chip data\n");
|
|
|
|
retval = -ENOMEM;
|
2012-12-20 15:45:51 -07:00
|
|
|
goto err_ioremap;
|
2009-09-22 17:46:36 -06:00
|
|
|
}
|
2012-04-05 03:15:16 -06:00
|
|
|
|
2012-05-02 02:15:50 -06:00
|
|
|
lnw->domain = irq_domain_add_linear(pdev->dev.of_node, ngpio,
|
|
|
|
&lnw_gpio_irq_ops, lnw);
|
2012-08-05 03:52:34 -06:00
|
|
|
if (!lnw->domain) {
|
|
|
|
retval = -ENOMEM;
|
2012-12-20 15:45:51 -07:00
|
|
|
goto err_ioremap;
|
2012-08-05 03:52:34 -06:00
|
|
|
}
|
2012-04-05 03:15:16 -06:00
|
|
|
|
2009-09-22 17:46:36 -06:00
|
|
|
lnw->reg_base = base;
|
|
|
|
lnw->chip.label = dev_name(&pdev->dev);
|
2011-10-03 05:36:07 -06:00
|
|
|
lnw->chip.request = lnw_gpio_request;
|
2009-09-22 17:46:36 -06:00
|
|
|
lnw->chip.direction_input = lnw_gpio_direction_input;
|
|
|
|
lnw->chip.direction_output = lnw_gpio_direction_output;
|
|
|
|
lnw->chip.get = lnw_gpio_get;
|
|
|
|
lnw->chip.set = lnw_gpio_set;
|
|
|
|
lnw->chip.to_irq = lnw_gpio_to_irq;
|
|
|
|
lnw->chip.base = gpio_base;
|
2012-04-05 03:15:16 -06:00
|
|
|
lnw->chip.ngpio = ngpio;
|
2009-09-22 17:46:36 -06:00
|
|
|
lnw->chip.can_sleep = 0;
|
2011-05-10 07:23:45 -06:00
|
|
|
lnw->pdev = pdev;
|
2009-09-22 17:46:36 -06:00
|
|
|
pci_set_drvdata(pdev, lnw);
|
|
|
|
retval = gpiochip_add(&lnw->chip);
|
|
|
|
if (retval) {
|
|
|
|
dev_err(&pdev->dev, "langwell gpiochip_add error %d\n", retval);
|
2012-12-20 15:45:51 -07:00
|
|
|
goto err_ioremap;
|
2009-09-22 17:46:36 -06:00
|
|
|
}
|
2012-04-05 03:15:17 -06:00
|
|
|
|
|
|
|
lnw_irq_init_hw(lnw);
|
|
|
|
|
2011-03-17 13:32:52 -06:00
|
|
|
irq_set_handler_data(pdev->irq, lnw);
|
|
|
|
irq_set_chained_handler(pdev->irq, lnw_irq_handler);
|
2009-09-22 17:46:36 -06:00
|
|
|
|
|
|
|
spin_lock_init(&lnw->lock);
|
2011-05-10 07:23:45 -06:00
|
|
|
|
|
|
|
pm_runtime_put_noidle(&pdev->dev);
|
|
|
|
pm_runtime_allow(&pdev->dev);
|
|
|
|
|
2012-04-05 03:15:15 -06:00
|
|
|
return 0;
|
|
|
|
|
2012-12-20 15:45:51 -07:00
|
|
|
err_ioremap:
|
2009-09-22 17:46:36 -06:00
|
|
|
pci_release_regions(pdev);
|
2012-12-20 15:45:51 -07:00
|
|
|
err_pci_req_region:
|
2009-09-22 17:46:36 -06:00
|
|
|
pci_disable_device(pdev);
|
|
|
|
return retval;
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct pci_driver lnw_gpio_driver = {
|
|
|
|
.name = "langwell_gpio",
|
|
|
|
.id_table = lnw_gpio_ids,
|
|
|
|
.probe = lnw_gpio_probe,
|
2011-05-10 07:23:45 -06:00
|
|
|
.driver = {
|
|
|
|
.pm = &lnw_gpio_pm_ops,
|
|
|
|
},
|
2009-09-22 17:46:36 -06:00
|
|
|
};
|
|
|
|
|
2010-10-27 16:33:23 -06:00
|
|
|
|
2012-11-19 11:22:34 -07:00
|
|
|
static int wp_gpio_probe(struct platform_device *pdev)
|
2010-10-27 16:33:23 -06:00
|
|
|
{
|
|
|
|
struct lnw_gpio *lnw;
|
|
|
|
struct gpio_chip *gc;
|
|
|
|
struct resource *rc;
|
|
|
|
int retval = 0;
|
|
|
|
|
|
|
|
rc = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
|
|
|
if (!rc)
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
lnw = kzalloc(sizeof(struct lnw_gpio), GFP_KERNEL);
|
|
|
|
if (!lnw) {
|
|
|
|
dev_err(&pdev->dev,
|
|
|
|
"can't allocate whitneypoint_gpio chip data\n");
|
|
|
|
return -ENOMEM;
|
|
|
|
}
|
|
|
|
lnw->reg_base = ioremap_nocache(rc->start, resource_size(rc));
|
|
|
|
if (lnw->reg_base == NULL) {
|
|
|
|
retval = -EINVAL;
|
|
|
|
goto err_kmalloc;
|
|
|
|
}
|
|
|
|
spin_lock_init(&lnw->lock);
|
|
|
|
gc = &lnw->chip;
|
|
|
|
gc->label = dev_name(&pdev->dev);
|
|
|
|
gc->owner = THIS_MODULE;
|
|
|
|
gc->direction_input = lnw_gpio_direction_input;
|
|
|
|
gc->direction_output = lnw_gpio_direction_output;
|
|
|
|
gc->get = lnw_gpio_get;
|
|
|
|
gc->set = lnw_gpio_set;
|
|
|
|
gc->to_irq = NULL;
|
|
|
|
gc->base = 0;
|
|
|
|
gc->ngpio = 64;
|
|
|
|
gc->can_sleep = 0;
|
|
|
|
retval = gpiochip_add(gc);
|
|
|
|
if (retval) {
|
|
|
|
dev_err(&pdev->dev, "whitneypoint gpiochip_add error %d\n",
|
|
|
|
retval);
|
|
|
|
goto err_ioremap;
|
|
|
|
}
|
|
|
|
platform_set_drvdata(pdev, lnw);
|
|
|
|
return 0;
|
|
|
|
err_ioremap:
|
|
|
|
iounmap(lnw->reg_base);
|
|
|
|
err_kmalloc:
|
|
|
|
kfree(lnw);
|
|
|
|
return retval;
|
|
|
|
}
|
|
|
|
|
2012-11-19 11:25:50 -07:00
|
|
|
static int wp_gpio_remove(struct platform_device *pdev)
|
2010-10-27 16:33:23 -06:00
|
|
|
{
|
|
|
|
struct lnw_gpio *lnw = platform_get_drvdata(pdev);
|
|
|
|
int err;
|
|
|
|
err = gpiochip_remove(&lnw->chip);
|
|
|
|
if (err)
|
|
|
|
dev_err(&pdev->dev, "failed to remove gpio_chip.\n");
|
|
|
|
iounmap(lnw->reg_base);
|
|
|
|
kfree(lnw);
|
|
|
|
platform_set_drvdata(pdev, NULL);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct platform_driver wp_gpio_driver = {
|
|
|
|
.probe = wp_gpio_probe,
|
2012-11-19 11:20:08 -07:00
|
|
|
.remove = wp_gpio_remove,
|
2010-10-27 16:33:23 -06:00
|
|
|
.driver = {
|
|
|
|
.name = "wp_gpio",
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
2009-09-22 17:46:36 -06:00
|
|
|
static int __init lnw_gpio_init(void)
|
|
|
|
{
|
2010-10-27 16:33:23 -06:00
|
|
|
int ret;
|
|
|
|
ret = pci_register_driver(&lnw_gpio_driver);
|
|
|
|
if (ret < 0)
|
|
|
|
return ret;
|
|
|
|
ret = platform_driver_register(&wp_gpio_driver);
|
|
|
|
if (ret < 0)
|
|
|
|
pci_unregister_driver(&lnw_gpio_driver);
|
|
|
|
return ret;
|
2009-09-22 17:46:36 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
device_initcall(lnw_gpio_init);
|