2013-09-03 21:45:57 -06:00
|
|
|
/*
|
|
|
|
* r8a7791 processor support
|
|
|
|
*
|
|
|
|
* Copyright (C) 2013 Renesas Electronics Corporation
|
|
|
|
* Copyright (C) 2013 Renesas Solutions Corp.
|
|
|
|
* Copyright (C) 2013 Magnus Damm
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
* the Free Software Foundation; version 2 of the License.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/irq.h>
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/of_platform.h>
|
2013-10-01 02:12:19 -06:00
|
|
|
#include <linux/platform_data/irq-renesas-irqc.h>
|
2013-09-03 21:46:08 -06:00
|
|
|
#include <linux/serial_sci.h>
|
2013-09-03 21:46:17 -06:00
|
|
|
#include <linux/sh_timer.h>
|
2013-09-03 21:45:57 -06:00
|
|
|
#include <mach/common.h>
|
2013-09-03 21:46:08 -06:00
|
|
|
#include <mach/irqs.h>
|
2013-09-03 21:45:57 -06:00
|
|
|
#include <mach/r8a7791.h>
|
|
|
|
#include <asm/mach/arch.h>
|
|
|
|
|
2013-09-03 21:46:08 -06:00
|
|
|
#define SCIF_COMMON(scif_type, baseaddr, irq) \
|
|
|
|
.type = scif_type, \
|
|
|
|
.mapbase = baseaddr, \
|
|
|
|
.flags = UPF_BOOT_AUTOCONF | UPF_IOREMAP, \
|
|
|
|
.irqs = SCIx_IRQ_MUXED(irq)
|
|
|
|
|
|
|
|
#define SCIFA_DATA(index, baseaddr, irq) \
|
|
|
|
[index] = { \
|
|
|
|
SCIF_COMMON(PORT_SCIFA, baseaddr, irq), \
|
|
|
|
.scbrr_algo_id = SCBRR_ALGO_4, \
|
|
|
|
.scscr = SCSCR_RE | SCSCR_TE, \
|
|
|
|
}
|
|
|
|
|
|
|
|
#define SCIFB_DATA(index, baseaddr, irq) \
|
|
|
|
[index] = { \
|
|
|
|
SCIF_COMMON(PORT_SCIFB, baseaddr, irq), \
|
|
|
|
.scbrr_algo_id = SCBRR_ALGO_4, \
|
|
|
|
.scscr = SCSCR_RE | SCSCR_TE, \
|
|
|
|
}
|
|
|
|
|
|
|
|
#define SCIF_DATA(index, baseaddr, irq) \
|
|
|
|
[index] = { \
|
|
|
|
SCIF_COMMON(PORT_SCIF, baseaddr, irq), \
|
|
|
|
.scbrr_algo_id = SCBRR_ALGO_2, \
|
|
|
|
.scscr = SCSCR_RE | SCSCR_TE, \
|
|
|
|
}
|
|
|
|
|
|
|
|
#define HSCIF_DATA(index, baseaddr, irq) \
|
|
|
|
[index] = { \
|
|
|
|
SCIF_COMMON(PORT_HSCIF, baseaddr, irq), \
|
|
|
|
.scbrr_algo_id = SCBRR_ALGO_6, \
|
|
|
|
.scscr = SCSCR_RE | SCSCR_TE, \
|
|
|
|
}
|
|
|
|
|
|
|
|
enum { SCIFA0, SCIFA1, SCIFB0, SCIFB1, SCIFB2, SCIFA2, SCIF0, SCIF1,
|
|
|
|
SCIF2, SCIF3, SCIF4, SCIF5, SCIFA3, SCIFA4, SCIFA5 };
|
|
|
|
|
|
|
|
static const struct plat_sci_port scif[] __initconst = {
|
|
|
|
SCIFA_DATA(SCIFA0, 0xe6c40000, gic_spi(144)), /* SCIFA0 */
|
|
|
|
SCIFA_DATA(SCIFA1, 0xe6c50000, gic_spi(145)), /* SCIFA1 */
|
|
|
|
SCIFB_DATA(SCIFB0, 0xe6c20000, gic_spi(148)), /* SCIFB0 */
|
|
|
|
SCIFB_DATA(SCIFB1, 0xe6c30000, gic_spi(149)), /* SCIFB1 */
|
|
|
|
SCIFB_DATA(SCIFB2, 0xe6ce0000, gic_spi(150)), /* SCIFB2 */
|
|
|
|
SCIFA_DATA(SCIFA2, 0xe6c60000, gic_spi(151)), /* SCIFA2 */
|
|
|
|
SCIF_DATA(SCIF0, 0xe6e60000, gic_spi(152)), /* SCIF0 */
|
|
|
|
SCIF_DATA(SCIF1, 0xe6e68000, gic_spi(153)), /* SCIF1 */
|
|
|
|
SCIF_DATA(SCIF2, 0xe6e58000, gic_spi(22)), /* SCIF2 */
|
|
|
|
SCIF_DATA(SCIF3, 0xe6ea8000, gic_spi(23)), /* SCIF3 */
|
|
|
|
SCIF_DATA(SCIF4, 0xe6ee0000, gic_spi(24)), /* SCIF4 */
|
|
|
|
SCIF_DATA(SCIF5, 0xe6ee8000, gic_spi(25)), /* SCIF5 */
|
|
|
|
SCIFA_DATA(SCIFA3, 0xe6c70000, gic_spi(29)), /* SCIFA3 */
|
|
|
|
SCIFA_DATA(SCIFA4, 0xe6c78000, gic_spi(30)), /* SCIFA4 */
|
|
|
|
SCIFA_DATA(SCIFA5, 0xe6c80000, gic_spi(31)), /* SCIFA5 */
|
|
|
|
};
|
|
|
|
|
|
|
|
static inline void r8a7791_register_scif(int idx)
|
|
|
|
{
|
|
|
|
platform_device_register_data(&platform_bus, "sh-sci", idx, &scif[idx],
|
|
|
|
sizeof(struct plat_sci_port));
|
|
|
|
}
|
|
|
|
|
2013-09-03 21:46:17 -06:00
|
|
|
static const struct sh_timer_config cmt00_platform_data __initconst = {
|
|
|
|
.name = "CMT00",
|
|
|
|
.timer_bit = 0,
|
|
|
|
.clockevent_rating = 80,
|
|
|
|
};
|
|
|
|
|
|
|
|
static const struct resource cmt00_resources[] __initconst = {
|
|
|
|
DEFINE_RES_MEM(0xffca0510, 0x0c),
|
|
|
|
DEFINE_RES_MEM(0xffca0500, 0x04),
|
|
|
|
DEFINE_RES_IRQ(gic_spi(142)), /* CMT0_0 */
|
|
|
|
};
|
|
|
|
|
|
|
|
#define r8a7791_register_cmt(idx) \
|
|
|
|
platform_device_register_resndata(&platform_bus, "sh_cmt", \
|
|
|
|
idx, cmt##idx##_resources, \
|
|
|
|
ARRAY_SIZE(cmt##idx##_resources), \
|
|
|
|
&cmt##idx##_platform_data, \
|
|
|
|
sizeof(struct sh_timer_config))
|
|
|
|
|
2013-10-01 02:12:19 -06:00
|
|
|
static struct renesas_irqc_config irqc0_data = {
|
|
|
|
.irq_base = irq_pin(0), /* IRQ0 -> IRQ9 */
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct resource irqc0_resources[] = {
|
|
|
|
DEFINE_RES_MEM(0xe61c0000, 0x200), /* IRQC Event Detector Block_0 */
|
|
|
|
DEFINE_RES_IRQ(gic_spi(0)), /* IRQ0 */
|
|
|
|
DEFINE_RES_IRQ(gic_spi(1)), /* IRQ1 */
|
|
|
|
DEFINE_RES_IRQ(gic_spi(2)), /* IRQ2 */
|
|
|
|
DEFINE_RES_IRQ(gic_spi(3)), /* IRQ3 */
|
|
|
|
DEFINE_RES_IRQ(gic_spi(12)), /* IRQ4 */
|
|
|
|
DEFINE_RES_IRQ(gic_spi(13)), /* IRQ5 */
|
|
|
|
DEFINE_RES_IRQ(gic_spi(14)), /* IRQ6 */
|
|
|
|
DEFINE_RES_IRQ(gic_spi(15)), /* IRQ7 */
|
|
|
|
DEFINE_RES_IRQ(gic_spi(16)), /* IRQ8 */
|
|
|
|
DEFINE_RES_IRQ(gic_spi(17)), /* IRQ9 */
|
|
|
|
};
|
|
|
|
|
|
|
|
#define r8a7791_register_irqc(idx) \
|
|
|
|
platform_device_register_resndata(&platform_bus, "renesas_irqc", \
|
|
|
|
idx, irqc##idx##_resources, \
|
|
|
|
ARRAY_SIZE(irqc##idx##_resources), \
|
|
|
|
&irqc##idx##_data, \
|
|
|
|
sizeof(struct renesas_irqc_config))
|
|
|
|
|
2013-09-03 21:46:08 -06:00
|
|
|
void __init r8a7791_add_dt_devices(void)
|
|
|
|
{
|
|
|
|
r8a7791_register_scif(SCIFA0);
|
|
|
|
r8a7791_register_scif(SCIFA1);
|
|
|
|
r8a7791_register_scif(SCIFB0);
|
|
|
|
r8a7791_register_scif(SCIFB1);
|
|
|
|
r8a7791_register_scif(SCIFB2);
|
|
|
|
r8a7791_register_scif(SCIFA2);
|
|
|
|
r8a7791_register_scif(SCIF0);
|
|
|
|
r8a7791_register_scif(SCIF1);
|
|
|
|
r8a7791_register_scif(SCIF2);
|
|
|
|
r8a7791_register_scif(SCIF3);
|
|
|
|
r8a7791_register_scif(SCIF4);
|
|
|
|
r8a7791_register_scif(SCIF5);
|
|
|
|
r8a7791_register_scif(SCIFA3);
|
|
|
|
r8a7791_register_scif(SCIFA4);
|
|
|
|
r8a7791_register_scif(SCIFA5);
|
2013-09-03 21:46:17 -06:00
|
|
|
r8a7791_register_cmt(00);
|
|
|
|
}
|
|
|
|
|
2013-10-01 02:11:53 -06:00
|
|
|
void __init r8a7791_add_standard_devices(void)
|
|
|
|
{
|
|
|
|
r8a7791_add_dt_devices();
|
2013-10-01 02:12:19 -06:00
|
|
|
r8a7791_register_irqc(0);
|
2013-10-01 02:11:53 -06:00
|
|
|
}
|
|
|
|
|
2013-09-03 21:46:17 -06:00
|
|
|
void __init r8a7791_init_early(void)
|
|
|
|
{
|
|
|
|
#ifndef CONFIG_ARM_ARCH_TIMER
|
|
|
|
shmobile_setup_delay(1300, 2, 4); /* Cortex-A15 @ 1300MHz */
|
|
|
|
#endif
|
2013-09-03 21:46:08 -06:00
|
|
|
}
|
|
|
|
|
2013-09-03 21:45:57 -06:00
|
|
|
#ifdef CONFIG_USE_OF
|
|
|
|
static const char *r8a7791_boards_compat_dt[] __initdata = {
|
|
|
|
"renesas,r8a7791",
|
|
|
|
NULL,
|
|
|
|
};
|
|
|
|
|
|
|
|
DT_MACHINE_START(R8A7791_DT, "Generic R8A7791 (Flattened Device Tree)")
|
2013-09-03 21:46:17 -06:00
|
|
|
.init_early = r8a7791_init_early,
|
2013-09-03 21:45:57 -06:00
|
|
|
.dt_compat = r8a7791_boards_compat_dt,
|
|
|
|
MACHINE_END
|
|
|
|
#endif /* CONFIG_USE_OF */
|