2010-09-21 10:34:10 -06:00
|
|
|
/*
|
|
|
|
* OMAP2/3 PRM module functions
|
|
|
|
*
|
2011-12-16 14:36:58 -07:00
|
|
|
* Copyright (C) 2010-2011 Texas Instruments, Inc.
|
2010-09-21 10:34:10 -06:00
|
|
|
* Copyright (C) 2010 Nokia Corporation
|
|
|
|
* Benoît Cousson
|
|
|
|
* Paul Walmsley
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/errno.h>
|
|
|
|
#include <linux/err.h>
|
2010-12-21 15:30:55 -07:00
|
|
|
#include <linux/io.h>
|
2010-09-21 10:34:10 -06:00
|
|
|
|
2012-08-31 11:59:07 -06:00
|
|
|
#include "common.h"
|
2012-10-21 01:01:10 -06:00
|
|
|
#include "powerdomain.h"
|
2010-12-21 15:30:55 -07:00
|
|
|
#include "prm2xxx_3xxx.h"
|
2010-09-21 10:34:10 -06:00
|
|
|
#include "prm-regbits-24xx.h"
|
2010-12-21 15:30:55 -07:00
|
|
|
|
2010-09-21 10:34:10 -06:00
|
|
|
/**
|
|
|
|
* omap2_prm_is_hardreset_asserted - read the HW reset line state of
|
|
|
|
* submodules contained in the hwmod module
|
|
|
|
* @prm_mod: PRM submodule base (e.g. CORE_MOD)
|
|
|
|
* @shift: register bit shift corresponding to the reset line to check
|
|
|
|
*
|
|
|
|
* Returns 1 if the (sub)module hardreset line is currently asserted,
|
|
|
|
* 0 if the (sub)module hardreset line is not currently asserted, or
|
|
|
|
* -EINVAL if called while running on a non-OMAP2/3 chip.
|
|
|
|
*/
|
|
|
|
int omap2_prm_is_hardreset_asserted(s16 prm_mod, u8 shift)
|
|
|
|
{
|
2010-12-21 21:05:14 -07:00
|
|
|
return omap2_prm_read_mod_bits_shift(prm_mod, OMAP2_RM_RSTCTRL,
|
2010-09-21 10:34:10 -06:00
|
|
|
(1 << shift));
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* omap2_prm_assert_hardreset - assert the HW reset line of a submodule
|
|
|
|
* @prm_mod: PRM submodule base (e.g. CORE_MOD)
|
|
|
|
* @shift: register bit shift corresponding to the reset line to assert
|
|
|
|
*
|
|
|
|
* Some IPs like dsp or iva contain processors that require an HW
|
|
|
|
* reset line to be asserted / deasserted in order to fully enable the
|
|
|
|
* IP. These modules may have multiple hard-reset lines that reset
|
|
|
|
* different 'submodules' inside the IP block. This function will
|
|
|
|
* place the submodule into reset. Returns 0 upon success or -EINVAL
|
|
|
|
* upon an argument error.
|
|
|
|
*/
|
|
|
|
int omap2_prm_assert_hardreset(s16 prm_mod, u8 shift)
|
|
|
|
{
|
|
|
|
u32 mask;
|
|
|
|
|
|
|
|
mask = 1 << shift;
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_prm_rmw_mod_reg_bits(mask, mask, prm_mod, OMAP2_RM_RSTCTRL);
|
2010-09-21 10:34:10 -06:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
/**
|
|
|
|
* omap2_prm_deassert_hardreset - deassert a submodule hardreset line and wait
|
|
|
|
* @prm_mod: PRM submodule base (e.g. CORE_MOD)
|
2011-03-04 13:32:44 -07:00
|
|
|
* @rst_shift: register bit shift corresponding to the reset line to deassert
|
|
|
|
* @st_shift: register bit shift for the status of the deasserted submodule
|
2010-09-21 10:34:10 -06:00
|
|
|
*
|
|
|
|
* Some IPs like dsp or iva contain processors that require an HW
|
|
|
|
* reset line to be asserted / deasserted in order to fully enable the
|
|
|
|
* IP. These modules may have multiple hard-reset lines that reset
|
|
|
|
* different 'submodules' inside the IP block. This function will
|
|
|
|
* take the submodule out of reset and wait until the PRCM indicates
|
|
|
|
* that the reset has completed before returning. Returns 0 upon success or
|
|
|
|
* -EINVAL upon an argument error, -EEXIST if the submodule was already out
|
|
|
|
* of reset, or -EBUSY if the submodule did not exit reset promptly.
|
|
|
|
*/
|
2011-03-04 13:32:44 -07:00
|
|
|
int omap2_prm_deassert_hardreset(s16 prm_mod, u8 rst_shift, u8 st_shift)
|
2010-09-21 10:34:10 -06:00
|
|
|
{
|
2011-03-04 13:32:44 -07:00
|
|
|
u32 rst, st;
|
2010-09-21 10:34:10 -06:00
|
|
|
int c;
|
|
|
|
|
2011-03-04 13:32:44 -07:00
|
|
|
rst = 1 << rst_shift;
|
|
|
|
st = 1 << st_shift;
|
2010-09-21 10:34:10 -06:00
|
|
|
|
|
|
|
/* Check the current status to avoid de-asserting the line twice */
|
2011-03-04 13:32:44 -07:00
|
|
|
if (omap2_prm_read_mod_bits_shift(prm_mod, OMAP2_RM_RSTCTRL, rst) == 0)
|
2010-09-21 10:34:10 -06:00
|
|
|
return -EEXIST;
|
|
|
|
|
|
|
|
/* Clear the reset status by writing 1 to the status bit */
|
2011-03-04 13:32:44 -07:00
|
|
|
omap2_prm_rmw_mod_reg_bits(0xffffffff, st, prm_mod, OMAP2_RM_RSTST);
|
2010-09-21 10:34:10 -06:00
|
|
|
/* de-assert the reset control line */
|
2011-03-04 13:32:44 -07:00
|
|
|
omap2_prm_rmw_mod_reg_bits(rst, 0, prm_mod, OMAP2_RM_RSTCTRL);
|
2010-09-21 10:34:10 -06:00
|
|
|
/* wait the status to be set */
|
2010-12-21 21:05:14 -07:00
|
|
|
omap_test_timeout(omap2_prm_read_mod_bits_shift(prm_mod, OMAP2_RM_RSTST,
|
2011-03-04 13:32:44 -07:00
|
|
|
st),
|
2010-09-21 10:34:10 -06:00
|
|
|
MAX_MODULE_HARDRESET_WAIT, c);
|
|
|
|
|
|
|
|
return (c == MAX_MODULE_HARDRESET_WAIT) ? -EBUSY : 0;
|
|
|
|
}
|
2011-03-28 11:52:04 -06:00
|
|
|
|
2012-10-21 01:01:10 -06:00
|
|
|
|
|
|
|
/* Powerdomain low-level functions */
|
|
|
|
|
|
|
|
/* Common functions across OMAP2 and OMAP3 */
|
|
|
|
int omap2_pwrdm_set_next_pwrst(struct powerdomain *pwrdm, u8 pwrst)
|
|
|
|
{
|
|
|
|
omap2_prm_rmw_mod_reg_bits(OMAP_POWERSTATE_MASK,
|
|
|
|
(pwrst << OMAP_POWERSTATE_SHIFT),
|
|
|
|
pwrdm->prcm_offs, OMAP2_PM_PWSTCTRL);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
int omap2_pwrdm_read_next_pwrst(struct powerdomain *pwrdm)
|
|
|
|
{
|
|
|
|
return omap2_prm_read_mod_bits_shift(pwrdm->prcm_offs,
|
|
|
|
OMAP2_PM_PWSTCTRL,
|
|
|
|
OMAP_POWERSTATE_MASK);
|
|
|
|
}
|
|
|
|
|
|
|
|
int omap2_pwrdm_read_pwrst(struct powerdomain *pwrdm)
|
|
|
|
{
|
|
|
|
return omap2_prm_read_mod_bits_shift(pwrdm->prcm_offs,
|
|
|
|
OMAP2_PM_PWSTST,
|
|
|
|
OMAP_POWERSTATEST_MASK);
|
|
|
|
}
|
|
|
|
|
|
|
|
int omap2_pwrdm_set_mem_onst(struct powerdomain *pwrdm, u8 bank,
|
|
|
|
u8 pwrst)
|
|
|
|
{
|
|
|
|
u32 m;
|
|
|
|
|
|
|
|
m = omap2_pwrdm_get_mem_bank_onstate_mask(bank);
|
|
|
|
|
|
|
|
omap2_prm_rmw_mod_reg_bits(m, (pwrst << __ffs(m)), pwrdm->prcm_offs,
|
|
|
|
OMAP2_PM_PWSTCTRL);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
int omap2_pwrdm_set_mem_retst(struct powerdomain *pwrdm, u8 bank,
|
|
|
|
u8 pwrst)
|
|
|
|
{
|
|
|
|
u32 m;
|
|
|
|
|
|
|
|
m = omap2_pwrdm_get_mem_bank_retst_mask(bank);
|
|
|
|
|
|
|
|
omap2_prm_rmw_mod_reg_bits(m, (pwrst << __ffs(m)), pwrdm->prcm_offs,
|
|
|
|
OMAP2_PM_PWSTCTRL);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
int omap2_pwrdm_read_mem_pwrst(struct powerdomain *pwrdm, u8 bank)
|
|
|
|
{
|
|
|
|
u32 m;
|
|
|
|
|
|
|
|
m = omap2_pwrdm_get_mem_bank_stst_mask(bank);
|
|
|
|
|
|
|
|
return omap2_prm_read_mod_bits_shift(pwrdm->prcm_offs, OMAP2_PM_PWSTST,
|
|
|
|
m);
|
|
|
|
}
|
|
|
|
|
|
|
|
int omap2_pwrdm_read_mem_retst(struct powerdomain *pwrdm, u8 bank)
|
|
|
|
{
|
|
|
|
u32 m;
|
|
|
|
|
|
|
|
m = omap2_pwrdm_get_mem_bank_retst_mask(bank);
|
|
|
|
|
|
|
|
return omap2_prm_read_mod_bits_shift(pwrdm->prcm_offs,
|
|
|
|
OMAP2_PM_PWSTCTRL, m);
|
|
|
|
}
|
|
|
|
|
|
|
|
int omap2_pwrdm_set_logic_retst(struct powerdomain *pwrdm, u8 pwrst)
|
|
|
|
{
|
|
|
|
u32 v;
|
|
|
|
|
|
|
|
v = pwrst << __ffs(OMAP_LOGICRETSTATE_MASK);
|
|
|
|
omap2_prm_rmw_mod_reg_bits(OMAP_LOGICRETSTATE_MASK, v, pwrdm->prcm_offs,
|
|
|
|
OMAP2_PM_PWSTCTRL);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
int omap2_pwrdm_wait_transition(struct powerdomain *pwrdm)
|
|
|
|
{
|
|
|
|
u32 c = 0;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* REVISIT: pwrdm_wait_transition() may be better implemented
|
|
|
|
* via a callback and a periodic timer check -- how long do we expect
|
|
|
|
* powerdomain transitions to take?
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* XXX Is this udelay() value meaningful? */
|
|
|
|
while ((omap2_prm_read_mod_reg(pwrdm->prcm_offs, OMAP2_PM_PWSTST) &
|
|
|
|
OMAP_INTRANSITION_MASK) &&
|
|
|
|
(c++ < PWRDM_TRANSITION_BAILOUT))
|
|
|
|
udelay(1);
|
|
|
|
|
|
|
|
if (c > PWRDM_TRANSITION_BAILOUT) {
|
|
|
|
pr_err("powerdomain: %s: waited too long to complete transition\n",
|
|
|
|
pwrdm->name);
|
|
|
|
return -EAGAIN;
|
|
|
|
}
|
|
|
|
|
|
|
|
pr_debug("powerdomain: completed transition in %d loops\n", c);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|