2019-05-27 00:55:08 -06:00
|
|
|
// SPDX-License-Identifier: GPL-2.0-or-later
|
2013-04-22 15:23:47 -06:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2013 Marek Vasut <marex@denx.de>
|
|
|
|
*/
|
|
|
|
|
|
|
|
/dts-v1/;
|
2014-06-25 12:48:32 -06:00
|
|
|
#include "imx53-m53.dtsi"
|
2013-04-22 15:23:47 -06:00
|
|
|
|
|
|
|
/ {
|
2016-09-19 15:40:42 -06:00
|
|
|
model = "Aries/DENX M53EVK";
|
|
|
|
compatible = "aries,imx53-m53evk", "denx,imx53-m53evk", "fsl,imx53";
|
2013-04-22 15:23:47 -06:00
|
|
|
|
2017-10-05 08:31:40 -06:00
|
|
|
display1: disp1 {
|
2014-06-12 18:22:40 -06:00
|
|
|
compatible = "fsl,imx-parallel-display";
|
|
|
|
interface-pix-fmt = "bgr666";
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_ipu_disp1>;
|
2013-04-22 15:23:47 -06:00
|
|
|
|
2014-06-12 18:22:40 -06:00
|
|
|
display-timings {
|
|
|
|
800x480p60 {
|
|
|
|
native-mode;
|
|
|
|
clock-frequency = <31500000>;
|
|
|
|
hactive = <800>;
|
|
|
|
vactive = <480>;
|
|
|
|
hfront-porch = <40>;
|
|
|
|
hback-porch = <88>;
|
|
|
|
hsync-len = <128>;
|
|
|
|
vback-porch = <33>;
|
|
|
|
vfront-porch = <9>;
|
|
|
|
vsync-len = <3>;
|
|
|
|
vsync-active = <1>;
|
2013-04-22 15:23:47 -06:00
|
|
|
};
|
2014-06-12 18:22:40 -06:00
|
|
|
};
|
2014-03-05 02:21:00 -07:00
|
|
|
|
2014-06-12 18:22:40 -06:00
|
|
|
port {
|
|
|
|
display1_in: endpoint {
|
|
|
|
remote-endpoint = <&ipu_di1_disp1>;
|
2014-03-05 02:21:00 -07:00
|
|
|
};
|
|
|
|
};
|
2013-04-22 15:23:47 -06:00
|
|
|
};
|
|
|
|
|
|
|
|
backlight {
|
|
|
|
compatible = "pwm-backlight";
|
|
|
|
pwms = <&pwm1 0 3000>;
|
|
|
|
brightness-levels = <0 4 8 16 32 64 128 255>;
|
|
|
|
default-brightness-level = <6>;
|
2013-11-16 18:19:40 -07:00
|
|
|
power-supply = <®_backlight>;
|
2013-04-22 15:23:47 -06:00
|
|
|
};
|
|
|
|
|
|
|
|
leds {
|
|
|
|
compatible = "gpio-leds";
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&led_pin_gpio>;
|
|
|
|
|
|
|
|
user1 {
|
|
|
|
label = "user1";
|
|
|
|
gpios = <&gpio2 8 0>;
|
|
|
|
linux,default-trigger = "heartbeat";
|
|
|
|
};
|
|
|
|
|
|
|
|
user2 {
|
|
|
|
label = "user2";
|
|
|
|
gpios = <&gpio2 9 0>;
|
|
|
|
linux,default-trigger = "heartbeat";
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
regulators {
|
|
|
|
compatible = "simple-bus";
|
2014-02-07 08:18:30 -07:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
2013-04-22 15:23:47 -06:00
|
|
|
|
2013-11-16 20:04:50 -07:00
|
|
|
reg_usbh1_vbus: regulator@3 {
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
reg = <3>;
|
|
|
|
regulator-name = "vbus";
|
|
|
|
regulator-min-microvolt = <5000000>;
|
|
|
|
regulator-max-microvolt = <5000000>;
|
|
|
|
gpio = <&gpio1 2 0>;
|
|
|
|
};
|
2016-04-19 16:36:01 -06:00
|
|
|
|
|
|
|
reg_usb_otg_vbus: regulator@4 {
|
|
|
|
compatible = "regulator-fixed";
|
|
|
|
reg = <4>;
|
|
|
|
regulator-name = "usb_otg_vbus";
|
|
|
|
regulator-min-microvolt = <5000000>;
|
|
|
|
regulator-max-microvolt = <5000000>;
|
|
|
|
gpio = <&gpio1 4 0>;
|
|
|
|
};
|
2013-04-22 15:23:47 -06:00
|
|
|
};
|
|
|
|
|
|
|
|
sound {
|
|
|
|
compatible = "fsl,imx53-m53evk-sgtl5000",
|
|
|
|
"fsl,imx-audio-sgtl5000";
|
|
|
|
model = "imx53-m53evk-sgtl5000";
|
|
|
|
ssi-controller = <&ssi2>;
|
|
|
|
audio-codec = <&sgtl5000>;
|
|
|
|
audio-routing =
|
|
|
|
"MIC_IN", "Mic Jack",
|
|
|
|
"Mic Jack", "Mic Bias",
|
|
|
|
"LINE_IN", "Line In Jack",
|
|
|
|
"Headphone Jack", "HP_OUT",
|
|
|
|
"Ext Spk", "LINE_OUT";
|
|
|
|
mux-int-port = <2>;
|
|
|
|
mux-ext-port = <4>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
&audmux {
|
|
|
|
pinctrl-names = "default";
|
2013-11-03 23:45:46 -07:00
|
|
|
pinctrl-0 = <&pinctrl_audmux>;
|
2013-04-22 15:23:47 -06:00
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&can1 {
|
|
|
|
pinctrl-names = "default";
|
2013-11-03 23:45:46 -07:00
|
|
|
pinctrl-0 = <&pinctrl_can1>;
|
2013-04-22 15:23:47 -06:00
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&can2 {
|
|
|
|
pinctrl-names = "default";
|
2013-11-03 23:45:46 -07:00
|
|
|
pinctrl-0 = <&pinctrl_can2>;
|
2013-04-22 15:23:47 -06:00
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&esdhc1 {
|
|
|
|
pinctrl-names = "default";
|
2013-11-03 23:45:46 -07:00
|
|
|
pinctrl-0 = <&pinctrl_esdhc1>;
|
2015-07-22 06:53:01 -06:00
|
|
|
cd-gpios = <&gpio1 1 GPIO_ACTIVE_LOW>;
|
|
|
|
wp-gpios = <&gpio1 9 GPIO_ACTIVE_HIGH>;
|
2013-04-22 15:23:47 -06:00
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&fec {
|
|
|
|
pinctrl-names = "default";
|
2013-11-03 23:45:46 -07:00
|
|
|
pinctrl-0 = <&pinctrl_fec>;
|
2013-04-22 15:23:47 -06:00
|
|
|
phy-mode = "rmii";
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&i2c1 {
|
|
|
|
pinctrl-names = "default";
|
2013-11-03 23:45:46 -07:00
|
|
|
pinctrl-0 = <&pinctrl_i2c1>;
|
2013-04-22 15:23:47 -06:00
|
|
|
status = "okay";
|
|
|
|
|
2017-10-13 11:54:51 -06:00
|
|
|
sgtl5000: codec@a {
|
2013-04-22 15:23:47 -06:00
|
|
|
compatible = "fsl,sgtl5000";
|
|
|
|
reg = <0x0a>;
|
2018-03-01 13:25:33 -07:00
|
|
|
#sound-dai-cells = <0>;
|
2013-04-22 15:23:47 -06:00
|
|
|
VDDA-supply = <®_3p2v>;
|
|
|
|
VDDIO-supply = <®_3p2v>;
|
2013-11-14 03:18:58 -07:00
|
|
|
clocks = <&clks IMX5_CLK_SSI_EXT1_GATE>;
|
2013-04-22 15:23:47 -06:00
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
&i2c3 {
|
|
|
|
pinctrl-names = "default";
|
2013-11-03 23:45:46 -07:00
|
|
|
pinctrl-0 = <&pinctrl_i2c3>;
|
2013-04-22 15:23:47 -06:00
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&iomuxc {
|
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_hog>;
|
|
|
|
|
2013-11-03 23:45:46 -07:00
|
|
|
imx53-m53evk {
|
2014-06-25 12:48:32 -06:00
|
|
|
pinctrl_usb: usbgrp {
|
2013-04-22 15:23:47 -06:00
|
|
|
fsl,pins = <
|
2013-11-16 20:04:50 -07:00
|
|
|
MX53_PAD_GPIO_2__GPIO1_2 0x80000000
|
|
|
|
MX53_PAD_GPIO_3__USBOH3_USBH1_OC 0x80000000
|
2013-04-22 15:23:47 -06:00
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
2016-04-19 16:36:01 -06:00
|
|
|
pinctrl_usbotg: usbotggrp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX53_PAD_GPIO_4__GPIO1_4 0x000b0
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
2017-10-20 09:48:25 -06:00
|
|
|
led_pin_gpio: led_gpio {
|
2013-04-22 15:23:47 -06:00
|
|
|
fsl,pins = <
|
|
|
|
MX53_PAD_PATA_DATA8__GPIO2_8 0x80000000
|
|
|
|
MX53_PAD_PATA_DATA9__GPIO2_9 0x80000000
|
|
|
|
>;
|
|
|
|
};
|
2013-11-03 23:45:46 -07:00
|
|
|
|
|
|
|
pinctrl_audmux: audmuxgrp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX53_PAD_SD2_DATA3__AUDMUX_AUD4_TXC 0x80000000
|
|
|
|
MX53_PAD_SD2_DATA2__AUDMUX_AUD4_TXD 0x80000000
|
|
|
|
MX53_PAD_SD2_DATA1__AUDMUX_AUD4_TXFS 0x80000000
|
|
|
|
MX53_PAD_SD2_DATA0__AUDMUX_AUD4_RXD 0x80000000
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_can1: can1grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX53_PAD_GPIO_7__CAN1_TXCAN 0x80000000
|
|
|
|
MX53_PAD_GPIO_8__CAN1_RXCAN 0x80000000
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_can2: can2grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX53_PAD_KEY_COL4__CAN2_TXCAN 0x80000000
|
|
|
|
MX53_PAD_KEY_ROW4__CAN2_RXCAN 0x80000000
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_esdhc1: esdhc1grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX53_PAD_SD1_DATA0__ESDHC1_DAT0 0x1d5
|
|
|
|
MX53_PAD_SD1_DATA1__ESDHC1_DAT1 0x1d5
|
|
|
|
MX53_PAD_SD1_DATA2__ESDHC1_DAT2 0x1d5
|
|
|
|
MX53_PAD_SD1_DATA3__ESDHC1_DAT3 0x1d5
|
|
|
|
MX53_PAD_SD1_CMD__ESDHC1_CMD 0x1d5
|
|
|
|
MX53_PAD_SD1_CLK__ESDHC1_CLK 0x1d5
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_fec: fecgrp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX53_PAD_FEC_MDC__FEC_MDC 0x80000000
|
|
|
|
MX53_PAD_FEC_MDIO__FEC_MDIO 0x80000000
|
|
|
|
MX53_PAD_FEC_REF_CLK__FEC_TX_CLK 0x80000000
|
|
|
|
MX53_PAD_FEC_RX_ER__FEC_RX_ER 0x80000000
|
|
|
|
MX53_PAD_FEC_CRS_DV__FEC_RX_DV 0x80000000
|
|
|
|
MX53_PAD_FEC_RXD1__FEC_RDATA_1 0x80000000
|
|
|
|
MX53_PAD_FEC_RXD0__FEC_RDATA_0 0x80000000
|
|
|
|
MX53_PAD_FEC_TX_EN__FEC_TX_EN 0x80000000
|
|
|
|
MX53_PAD_FEC_TXD1__FEC_TDATA_1 0x80000000
|
|
|
|
MX53_PAD_FEC_TXD0__FEC_TDATA_0 0x80000000
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_i2c1: i2c1grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX53_PAD_EIM_D21__I2C1_SCL 0xc0000000
|
|
|
|
MX53_PAD_EIM_D28__I2C1_SDA 0xc0000000
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_i2c3: i2c3grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX53_PAD_GPIO_6__I2C3_SDA 0xc0000000
|
|
|
|
MX53_PAD_GPIO_5__I2C3_SCL 0xc0000000
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
2013-11-16 18:19:39 -07:00
|
|
|
pinctrl_ipu_disp1: ipudisp1grp {
|
2013-11-03 23:45:46 -07:00
|
|
|
fsl,pins = <
|
2013-11-16 18:19:39 -07:00
|
|
|
MX53_PAD_EIM_DA9__IPU_DISP1_DAT_0 0x5
|
|
|
|
MX53_PAD_EIM_DA8__IPU_DISP1_DAT_1 0x5
|
|
|
|
MX53_PAD_EIM_DA7__IPU_DISP1_DAT_2 0x5
|
|
|
|
MX53_PAD_EIM_DA6__IPU_DISP1_DAT_3 0x5
|
|
|
|
MX53_PAD_EIM_DA5__IPU_DISP1_DAT_4 0x5
|
|
|
|
MX53_PAD_EIM_DA4__IPU_DISP1_DAT_5 0x5
|
|
|
|
MX53_PAD_EIM_DA3__IPU_DISP1_DAT_6 0x5
|
|
|
|
MX53_PAD_EIM_DA2__IPU_DISP1_DAT_7 0x5
|
|
|
|
MX53_PAD_EIM_DA1__IPU_DISP1_DAT_8 0x5
|
|
|
|
MX53_PAD_EIM_DA0__IPU_DISP1_DAT_9 0x5
|
|
|
|
MX53_PAD_EIM_EB1__IPU_DISP1_DAT_10 0x5
|
|
|
|
MX53_PAD_EIM_EB0__IPU_DISP1_DAT_11 0x5
|
|
|
|
MX53_PAD_EIM_A17__IPU_DISP1_DAT_12 0x5
|
|
|
|
MX53_PAD_EIM_A18__IPU_DISP1_DAT_13 0x5
|
|
|
|
MX53_PAD_EIM_A19__IPU_DISP1_DAT_14 0x5
|
|
|
|
MX53_PAD_EIM_A20__IPU_DISP1_DAT_15 0x5
|
|
|
|
MX53_PAD_EIM_A21__IPU_DISP1_DAT_16 0x5
|
|
|
|
MX53_PAD_EIM_A22__IPU_DISP1_DAT_17 0x5
|
|
|
|
MX53_PAD_EIM_A23__IPU_DISP1_DAT_18 0x5
|
|
|
|
MX53_PAD_EIM_A24__IPU_DISP1_DAT_19 0x5
|
|
|
|
MX53_PAD_EIM_D31__IPU_DISP1_DAT_20 0x5
|
|
|
|
MX53_PAD_EIM_D30__IPU_DISP1_DAT_21 0x5
|
|
|
|
MX53_PAD_EIM_D26__IPU_DISP1_DAT_22 0x5
|
|
|
|
MX53_PAD_EIM_D27__IPU_DISP1_DAT_23 0x5
|
|
|
|
MX53_PAD_EIM_A16__IPU_DI1_DISP_CLK 0x5
|
|
|
|
MX53_PAD_EIM_DA13__IPU_DI1_D0_CS 0x5
|
|
|
|
MX53_PAD_EIM_DA14__IPU_DI1_D1_CS 0x5
|
|
|
|
MX53_PAD_EIM_DA15__IPU_DI1_PIN1 0x5
|
|
|
|
MX53_PAD_EIM_DA11__IPU_DI1_PIN2 0x5
|
|
|
|
MX53_PAD_EIM_DA12__IPU_DI1_PIN3 0x5
|
|
|
|
MX53_PAD_EIM_A25__IPU_DI1_PIN12 0x5
|
|
|
|
MX53_PAD_EIM_DA10__IPU_DI1_PIN15 0x5
|
2013-11-03 23:45:46 -07:00
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_pwm1: pwm1grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX53_PAD_DISP0_DAT8__PWM1_PWMO 0x5
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_uart1: uart1grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX53_PAD_PATA_DIOW__UART1_TXD_MUX 0x1e4
|
|
|
|
MX53_PAD_PATA_DMACK__UART1_RXD_MUX 0x1e4
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_uart2: uart2grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX53_PAD_PATA_BUFFER_EN__UART2_RXD_MUX 0x1e4
|
|
|
|
MX53_PAD_PATA_DMARQ__UART2_TXD_MUX 0x1e4
|
|
|
|
>;
|
|
|
|
};
|
|
|
|
|
|
|
|
pinctrl_uart3: uart3grp {
|
|
|
|
fsl,pins = <
|
|
|
|
MX53_PAD_PATA_CS_0__UART3_TXD_MUX 0x1e4
|
|
|
|
MX53_PAD_PATA_CS_1__UART3_RXD_MUX 0x1e4
|
|
|
|
MX53_PAD_PATA_DA_1__UART3_CTS 0x1e4
|
|
|
|
MX53_PAD_PATA_DA_2__UART3_RTS 0x1e4
|
|
|
|
>;
|
|
|
|
};
|
2013-04-22 15:23:47 -06:00
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2014-03-05 02:21:00 -07:00
|
|
|
&ipu_di1_disp1 {
|
|
|
|
remote-endpoint = <&display1_in>;
|
|
|
|
};
|
|
|
|
|
2013-04-22 15:23:47 -06:00
|
|
|
&pwm1 {
|
|
|
|
pinctrl-names = "default";
|
2013-11-03 23:45:46 -07:00
|
|
|
pinctrl-0 = <&pinctrl_pwm1>;
|
2013-04-22 15:23:47 -06:00
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
2013-11-22 04:05:04 -07:00
|
|
|
&sata {
|
2013-04-22 15:23:47 -06:00
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&ssi2 {
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&uart1 {
|
|
|
|
pinctrl-names = "default";
|
2013-11-03 23:45:46 -07:00
|
|
|
pinctrl-0 = <&pinctrl_uart1>;
|
2013-04-22 15:23:47 -06:00
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&uart2 {
|
|
|
|
pinctrl-names = "default";
|
2013-11-03 23:45:46 -07:00
|
|
|
pinctrl-0 = <&pinctrl_uart2>;
|
2013-04-22 15:23:47 -06:00
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&uart3 {
|
|
|
|
pinctrl-names = "default";
|
2013-11-03 23:45:46 -07:00
|
|
|
pinctrl-0 = <&pinctrl_uart3>;
|
2013-04-22 15:23:47 -06:00
|
|
|
status = "okay";
|
|
|
|
};
|
2013-11-16 20:04:50 -07:00
|
|
|
|
|
|
|
&usbh1 {
|
2014-06-25 12:48:32 -06:00
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_usb>;
|
2013-11-16 20:04:50 -07:00
|
|
|
vbus-supply = <®_usbh1_vbus>;
|
|
|
|
phy_type = "utmi";
|
|
|
|
status = "okay";
|
|
|
|
};
|
|
|
|
|
|
|
|
&usbotg {
|
2016-04-19 16:36:01 -06:00
|
|
|
pinctrl-names = "default";
|
|
|
|
pinctrl-0 = <&pinctrl_usbotg>;
|
|
|
|
dr_mode = "otg";
|
|
|
|
vbus-supply = <®_usb_otg_vbus>;
|
|
|
|
disable-over-current;
|
2013-04-22 15:23:47 -06:00
|
|
|
status = "okay";
|
|
|
|
};
|