2012-08-22 19:09:34 -06:00
|
|
|
/*
|
|
|
|
* TI EDMA DMA engine driver
|
|
|
|
*
|
|
|
|
* Copyright 2012 Texas Instruments
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or
|
|
|
|
* modify it under the terms of the GNU General Public License as
|
|
|
|
* published by the Free Software Foundation version 2.
|
|
|
|
*
|
|
|
|
* This program is distributed "as is" WITHOUT ANY WARRANTY of any
|
|
|
|
* kind, whether express or implied; without even the implied warranty
|
|
|
|
* of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/dmaengine.h>
|
|
|
|
#include <linux/dma-mapping.h>
|
|
|
|
#include <linux/err.h>
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <linux/list.h>
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/platform_device.h>
|
|
|
|
#include <linux/slab.h>
|
|
|
|
#include <linux/spinlock.h>
|
2014-07-31 04:12:38 -06:00
|
|
|
#include <linux/of.h>
|
2012-08-22 19:09:34 -06:00
|
|
|
|
2013-03-06 09:15:31 -07:00
|
|
|
#include <linux/platform_data/edma.h>
|
2012-08-22 19:09:34 -06:00
|
|
|
|
|
|
|
#include "dmaengine.h"
|
|
|
|
#include "virt-dma.h"
|
|
|
|
|
|
|
|
/*
|
|
|
|
* This will go away when the private EDMA API is folded
|
|
|
|
* into this driver and the platform device(s) are
|
|
|
|
* instantiated in the arch code. We can only get away
|
|
|
|
* with this simplification because DA8XX may not be built
|
|
|
|
* in the same kernel image with other DaVinci parts. This
|
|
|
|
* avoids having to sprinkle dmaengine driver platform devices
|
|
|
|
* and data throughout all the existing board files.
|
|
|
|
*/
|
|
|
|
#ifdef CONFIG_ARCH_DAVINCI_DA8XX
|
|
|
|
#define EDMA_CTLRS 2
|
|
|
|
#define EDMA_CHANS 32
|
|
|
|
#else
|
|
|
|
#define EDMA_CTLRS 1
|
|
|
|
#define EDMA_CHANS 64
|
|
|
|
#endif /* CONFIG_ARCH_DAVINCI_DA8XX */
|
|
|
|
|
2013-09-23 17:05:15 -06:00
|
|
|
/*
|
|
|
|
* Max of 20 segments per channel to conserve PaRAM slots
|
|
|
|
* Also note that MAX_NR_SG should be atleast the no.of periods
|
|
|
|
* that are required for ASoC, otherwise DMA prep calls will
|
|
|
|
* fail. Today davinci-pcm is the only user of this driver and
|
|
|
|
* requires atleast 17 slots, so we setup the default to 20.
|
|
|
|
*/
|
|
|
|
#define MAX_NR_SG 20
|
2012-08-22 19:09:34 -06:00
|
|
|
#define EDMA_MAX_SLOTS MAX_NR_SG
|
|
|
|
#define EDMA_DESCRIPTORS 16
|
|
|
|
|
2014-04-28 13:23:55 -06:00
|
|
|
struct edma_pset {
|
2014-04-28 13:29:57 -06:00
|
|
|
u32 len;
|
|
|
|
dma_addr_t addr;
|
2014-04-28 13:23:55 -06:00
|
|
|
struct edmacc_param param;
|
|
|
|
};
|
|
|
|
|
2012-08-22 19:09:34 -06:00
|
|
|
struct edma_desc {
|
|
|
|
struct virt_dma_desc vdesc;
|
|
|
|
struct list_head node;
|
2014-04-28 13:29:57 -06:00
|
|
|
enum dma_transfer_direction direction;
|
2013-10-31 15:31:23 -06:00
|
|
|
int cyclic;
|
2012-08-22 19:09:34 -06:00
|
|
|
int absync;
|
|
|
|
int pset_nr;
|
2014-04-28 14:19:31 -06:00
|
|
|
struct edma_chan *echan;
|
2013-09-03 09:02:46 -06:00
|
|
|
int processed;
|
2014-04-28 14:19:31 -06:00
|
|
|
|
|
|
|
/*
|
|
|
|
* The following 4 elements are used for residue accounting.
|
|
|
|
*
|
|
|
|
* - processed_stat: the number of SG elements we have traversed
|
|
|
|
* so far to cover accounting. This is updated directly to processed
|
|
|
|
* during edma_callback and is always <= processed, because processed
|
|
|
|
* refers to the number of pending transfer (programmed to EDMA
|
|
|
|
* controller), where as processed_stat tracks number of transfers
|
|
|
|
* accounted for so far.
|
|
|
|
*
|
|
|
|
* - residue: The amount of bytes we have left to transfer for this desc
|
|
|
|
*
|
|
|
|
* - residue_stat: The residue in bytes of data we have covered
|
|
|
|
* so far for accounting. This is updated directly to residue
|
|
|
|
* during callbacks to keep it current.
|
|
|
|
*
|
|
|
|
* - sg_len: Tracks the length of the current intermediate transfer,
|
|
|
|
* this is required to update the residue during intermediate transfer
|
|
|
|
* completion callback.
|
|
|
|
*/
|
2014-04-28 13:34:11 -06:00
|
|
|
int processed_stat;
|
|
|
|
u32 sg_len;
|
2014-04-28 14:19:31 -06:00
|
|
|
u32 residue;
|
2014-04-28 13:34:11 -06:00
|
|
|
u32 residue_stat;
|
2014-04-28 14:19:31 -06:00
|
|
|
|
2014-04-28 13:23:55 -06:00
|
|
|
struct edma_pset pset[0];
|
2012-08-22 19:09:34 -06:00
|
|
|
};
|
|
|
|
|
|
|
|
struct edma_cc;
|
|
|
|
|
|
|
|
struct edma_chan {
|
|
|
|
struct virt_dma_chan vchan;
|
|
|
|
struct list_head node;
|
|
|
|
struct edma_desc *edesc;
|
|
|
|
struct edma_cc *ecc;
|
|
|
|
int ch_num;
|
|
|
|
bool alloced;
|
|
|
|
int slot[EDMA_MAX_SLOTS];
|
dma: edma: Find missed events and issue them
In an effort to move to using Scatter gather lists of any size with
EDMA as discussed at [1] instead of placing limitations on the driver,
we work through the limitations of the EDMAC hardware to find missed
events and issue them.
The sequence of events that require this are:
For the scenario where MAX slots for an EDMA channel is 3:
SG1 -> SG2 -> SG3 -> SG4 -> SG5 -> SG6 -> Null
The above SG list will have to be DMA'd in 2 sets:
(1) SG1 -> SG2 -> SG3 -> Null
(2) SG4 -> SG5 -> SG6 -> Null
After (1) is succesfully transferred, the events from the MMC controller
donot stop coming and are missed by the time we have setup the transfer
for (2). So here, we catch the events missed as an error condition and
issue them manually.
In the second part of the patch, we make handle the NULL slot cases:
For crypto IP, we continue to receive events even continuously in
NULL slot, the setup of the next set of SG elements happens after
the error handler executes. This is results in some recursion problems.
Due to this, we continously receive error interrupts when we manually
trigger an event from the error handler.
We fix this, by first detecting if the Channel is currently transferring
from a NULL slot or not, that's where the edma_read_slot in the error
callback from interrupt handler comes in. With this we can determine if
the set up of the next SG list has completed, and we manually trigger
only in this case. If the setup has _not_ completed, we are still in NULL
so we just set a missed flag and allow the manual triggerring to happen
in edma_execute which will be eventually called. This fixes the above
mentioned race conditions seen with the crypto drivers.
[1] http://marc.info/?l=linux-omap&m=137416733628831&w=2
Signed-off-by: Joel Fernandes <joelf@ti.com>
Signed-off-by: Vinod Koul <vinod.koul@intel.com>
2013-08-29 17:05:43 -06:00
|
|
|
int missed;
|
2013-01-10 11:41:04 -07:00
|
|
|
struct dma_slave_config cfg;
|
2012-08-22 19:09:34 -06:00
|
|
|
};
|
|
|
|
|
|
|
|
struct edma_cc {
|
|
|
|
int ctlr;
|
|
|
|
struct dma_device dma_slave;
|
|
|
|
struct edma_chan slave_chans[EDMA_CHANS];
|
|
|
|
int num_slave_chans;
|
|
|
|
int dummy_slot;
|
|
|
|
};
|
|
|
|
|
|
|
|
static inline struct edma_cc *to_edma_cc(struct dma_device *d)
|
|
|
|
{
|
|
|
|
return container_of(d, struct edma_cc, dma_slave);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline struct edma_chan *to_edma_chan(struct dma_chan *c)
|
|
|
|
{
|
|
|
|
return container_of(c, struct edma_chan, vchan.chan);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline struct edma_desc
|
|
|
|
*to_edma_desc(struct dma_async_tx_descriptor *tx)
|
|
|
|
{
|
|
|
|
return container_of(tx, struct edma_desc, vdesc.tx);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void edma_desc_free(struct virt_dma_desc *vdesc)
|
|
|
|
{
|
|
|
|
kfree(container_of(vdesc, struct edma_desc, vdesc));
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Dispatch a queued descriptor to the controller (caller holds lock) */
|
|
|
|
static void edma_execute(struct edma_chan *echan)
|
|
|
|
{
|
2013-09-03 09:02:46 -06:00
|
|
|
struct virt_dma_desc *vdesc;
|
2012-08-22 19:09:34 -06:00
|
|
|
struct edma_desc *edesc;
|
2013-09-03 09:02:46 -06:00
|
|
|
struct device *dev = echan->vchan.chan.device->dev;
|
|
|
|
int i, j, left, nslots;
|
|
|
|
|
|
|
|
/* If either we processed all psets or we're still not started */
|
|
|
|
if (!echan->edesc ||
|
|
|
|
echan->edesc->pset_nr == echan->edesc->processed) {
|
|
|
|
/* Get next vdesc */
|
|
|
|
vdesc = vchan_next_desc(&echan->vchan);
|
|
|
|
if (!vdesc) {
|
|
|
|
echan->edesc = NULL;
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
list_del(&vdesc->node);
|
|
|
|
echan->edesc = to_edma_desc(&vdesc->tx);
|
2012-08-22 19:09:34 -06:00
|
|
|
}
|
|
|
|
|
2013-09-03 09:02:46 -06:00
|
|
|
edesc = echan->edesc;
|
2012-08-22 19:09:34 -06:00
|
|
|
|
2013-09-03 09:02:46 -06:00
|
|
|
/* Find out how many left */
|
|
|
|
left = edesc->pset_nr - edesc->processed;
|
|
|
|
nslots = min(MAX_NR_SG, left);
|
2014-04-28 13:34:11 -06:00
|
|
|
edesc->sg_len = 0;
|
2012-08-22 19:09:34 -06:00
|
|
|
|
|
|
|
/* Write descriptor PaRAM set(s) */
|
2013-09-03 09:02:46 -06:00
|
|
|
for (i = 0; i < nslots; i++) {
|
|
|
|
j = i + edesc->processed;
|
2014-04-28 13:23:55 -06:00
|
|
|
edma_write_slot(echan->slot[i], &edesc->pset[j].param);
|
2014-04-28 13:34:11 -06:00
|
|
|
edesc->sg_len += edesc->pset[j].len;
|
2014-04-14 05:42:02 -06:00
|
|
|
dev_vdbg(echan->vchan.chan.device->dev,
|
2012-08-22 19:09:34 -06:00
|
|
|
"\n pset[%d]:\n"
|
|
|
|
" chnum\t%d\n"
|
|
|
|
" slot\t%d\n"
|
|
|
|
" opt\t%08x\n"
|
|
|
|
" src\t%08x\n"
|
|
|
|
" dst\t%08x\n"
|
|
|
|
" abcnt\t%08x\n"
|
|
|
|
" ccnt\t%08x\n"
|
|
|
|
" bidx\t%08x\n"
|
|
|
|
" cidx\t%08x\n"
|
|
|
|
" lkrld\t%08x\n",
|
2013-09-03 09:02:46 -06:00
|
|
|
j, echan->ch_num, echan->slot[i],
|
2014-04-28 13:23:55 -06:00
|
|
|
edesc->pset[j].param.opt,
|
|
|
|
edesc->pset[j].param.src,
|
|
|
|
edesc->pset[j].param.dst,
|
|
|
|
edesc->pset[j].param.a_b_cnt,
|
|
|
|
edesc->pset[j].param.ccnt,
|
|
|
|
edesc->pset[j].param.src_dst_bidx,
|
|
|
|
edesc->pset[j].param.src_dst_cidx,
|
|
|
|
edesc->pset[j].param.link_bcntrld);
|
2012-08-22 19:09:34 -06:00
|
|
|
/* Link to the previous slot if not the last set */
|
2013-09-03 09:02:46 -06:00
|
|
|
if (i != (nslots - 1))
|
2012-08-22 19:09:34 -06:00
|
|
|
edma_link(echan->slot[i], echan->slot[i+1]);
|
|
|
|
}
|
|
|
|
|
2013-09-03 09:02:46 -06:00
|
|
|
edesc->processed += nslots;
|
|
|
|
|
2013-08-29 17:05:44 -06:00
|
|
|
/*
|
|
|
|
* If this is either the last set in a set of SG-list transactions
|
|
|
|
* then setup a link to the dummy slot, this results in all future
|
|
|
|
* events being absorbed and that's OK because we're done
|
|
|
|
*/
|
2013-10-31 15:31:23 -06:00
|
|
|
if (edesc->processed == edesc->pset_nr) {
|
|
|
|
if (edesc->cyclic)
|
|
|
|
edma_link(echan->slot[nslots-1], echan->slot[1]);
|
|
|
|
else
|
|
|
|
edma_link(echan->slot[nslots-1],
|
|
|
|
echan->ecc->dummy_slot);
|
|
|
|
}
|
2013-08-29 17:05:44 -06:00
|
|
|
|
2013-09-03 09:02:46 -06:00
|
|
|
if (edesc->processed <= MAX_NR_SG) {
|
2014-04-24 01:29:50 -06:00
|
|
|
dev_dbg(dev, "first transfer starting on channel %d\n",
|
|
|
|
echan->ch_num);
|
2013-09-03 09:02:46 -06:00
|
|
|
edma_start(echan->ch_num);
|
2014-03-18 23:55:50 -06:00
|
|
|
} else {
|
|
|
|
dev_dbg(dev, "chan: %d: completed %d elements, resuming\n",
|
|
|
|
echan->ch_num, edesc->processed);
|
|
|
|
edma_resume(echan->ch_num);
|
2013-09-03 09:02:46 -06:00
|
|
|
}
|
dma: edma: Find missed events and issue them
In an effort to move to using Scatter gather lists of any size with
EDMA as discussed at [1] instead of placing limitations on the driver,
we work through the limitations of the EDMAC hardware to find missed
events and issue them.
The sequence of events that require this are:
For the scenario where MAX slots for an EDMA channel is 3:
SG1 -> SG2 -> SG3 -> SG4 -> SG5 -> SG6 -> Null
The above SG list will have to be DMA'd in 2 sets:
(1) SG1 -> SG2 -> SG3 -> Null
(2) SG4 -> SG5 -> SG6 -> Null
After (1) is succesfully transferred, the events from the MMC controller
donot stop coming and are missed by the time we have setup the transfer
for (2). So here, we catch the events missed as an error condition and
issue them manually.
In the second part of the patch, we make handle the NULL slot cases:
For crypto IP, we continue to receive events even continuously in
NULL slot, the setup of the next set of SG elements happens after
the error handler executes. This is results in some recursion problems.
Due to this, we continously receive error interrupts when we manually
trigger an event from the error handler.
We fix this, by first detecting if the Channel is currently transferring
from a NULL slot or not, that's where the edma_read_slot in the error
callback from interrupt handler comes in. With this we can determine if
the set up of the next SG list has completed, and we manually trigger
only in this case. If the setup has _not_ completed, we are still in NULL
so we just set a missed flag and allow the manual triggerring to happen
in edma_execute which will be eventually called. This fixes the above
mentioned race conditions seen with the crypto drivers.
[1] http://marc.info/?l=linux-omap&m=137416733628831&w=2
Signed-off-by: Joel Fernandes <joelf@ti.com>
Signed-off-by: Vinod Koul <vinod.koul@intel.com>
2013-08-29 17:05:43 -06:00
|
|
|
|
|
|
|
/*
|
|
|
|
* This happens due to setup times between intermediate transfers
|
|
|
|
* in long SG lists which have to be broken up into transfers of
|
|
|
|
* MAX_NR_SG
|
|
|
|
*/
|
|
|
|
if (echan->missed) {
|
2014-04-24 01:29:50 -06:00
|
|
|
dev_dbg(dev, "missed event on channel %d\n", echan->ch_num);
|
dma: edma: Find missed events and issue them
In an effort to move to using Scatter gather lists of any size with
EDMA as discussed at [1] instead of placing limitations on the driver,
we work through the limitations of the EDMAC hardware to find missed
events and issue them.
The sequence of events that require this are:
For the scenario where MAX slots for an EDMA channel is 3:
SG1 -> SG2 -> SG3 -> SG4 -> SG5 -> SG6 -> Null
The above SG list will have to be DMA'd in 2 sets:
(1) SG1 -> SG2 -> SG3 -> Null
(2) SG4 -> SG5 -> SG6 -> Null
After (1) is succesfully transferred, the events from the MMC controller
donot stop coming and are missed by the time we have setup the transfer
for (2). So here, we catch the events missed as an error condition and
issue them manually.
In the second part of the patch, we make handle the NULL slot cases:
For crypto IP, we continue to receive events even continuously in
NULL slot, the setup of the next set of SG elements happens after
the error handler executes. This is results in some recursion problems.
Due to this, we continously receive error interrupts when we manually
trigger an event from the error handler.
We fix this, by first detecting if the Channel is currently transferring
from a NULL slot or not, that's where the edma_read_slot in the error
callback from interrupt handler comes in. With this we can determine if
the set up of the next SG list has completed, and we manually trigger
only in this case. If the setup has _not_ completed, we are still in NULL
so we just set a missed flag and allow the manual triggerring to happen
in edma_execute which will be eventually called. This fixes the above
mentioned race conditions seen with the crypto drivers.
[1] http://marc.info/?l=linux-omap&m=137416733628831&w=2
Signed-off-by: Joel Fernandes <joelf@ti.com>
Signed-off-by: Vinod Koul <vinod.koul@intel.com>
2013-08-29 17:05:43 -06:00
|
|
|
edma_clean_channel(echan->ch_num);
|
|
|
|
edma_stop(echan->ch_num);
|
|
|
|
edma_start(echan->ch_num);
|
|
|
|
edma_trigger_channel(echan->ch_num);
|
|
|
|
echan->missed = 0;
|
|
|
|
}
|
2012-08-22 19:09:34 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
static int edma_terminate_all(struct edma_chan *echan)
|
|
|
|
{
|
|
|
|
unsigned long flags;
|
|
|
|
LIST_HEAD(head);
|
|
|
|
|
|
|
|
spin_lock_irqsave(&echan->vchan.lock, flags);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Stop DMA activity: we assume the callback will not be called
|
|
|
|
* after edma_dma() returns (even if it does, it will see
|
|
|
|
* echan->edesc is NULL and exit.)
|
|
|
|
*/
|
|
|
|
if (echan->edesc) {
|
2014-07-08 04:46:38 -06:00
|
|
|
int cyclic = echan->edesc->cyclic;
|
2012-08-22 19:09:34 -06:00
|
|
|
echan->edesc = NULL;
|
|
|
|
edma_stop(echan->ch_num);
|
2014-07-08 04:46:38 -06:00
|
|
|
/* Move the cyclic channel back to default queue */
|
|
|
|
if (cyclic)
|
|
|
|
edma_assign_channel_eventq(echan->ch_num,
|
|
|
|
EVENTQ_DEFAULT);
|
2012-08-22 19:09:34 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
vchan_get_all_descriptors(&echan->vchan, &head);
|
|
|
|
spin_unlock_irqrestore(&echan->vchan.lock, flags);
|
|
|
|
vchan_dma_desc_free_list(&echan->vchan, &head);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int edma_slave_config(struct edma_chan *echan,
|
2013-01-10 11:41:04 -07:00
|
|
|
struct dma_slave_config *cfg)
|
2012-08-22 19:09:34 -06:00
|
|
|
{
|
2013-01-10 11:41:04 -07:00
|
|
|
if (cfg->src_addr_width == DMA_SLAVE_BUSWIDTH_8_BYTES ||
|
|
|
|
cfg->dst_addr_width == DMA_SLAVE_BUSWIDTH_8_BYTES)
|
2012-08-22 19:09:34 -06:00
|
|
|
return -EINVAL;
|
|
|
|
|
2013-01-10 11:41:04 -07:00
|
|
|
memcpy(&echan->cfg, cfg, sizeof(echan->cfg));
|
2012-08-22 19:09:34 -06:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2014-04-14 05:41:59 -06:00
|
|
|
static int edma_dma_pause(struct edma_chan *echan)
|
|
|
|
{
|
|
|
|
/* Pause/Resume only allowed with cyclic mode */
|
2014-09-29 12:06:45 -06:00
|
|
|
if (!echan->edesc || !echan->edesc->cyclic)
|
2014-04-14 05:41:59 -06:00
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
edma_pause(echan->ch_num);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int edma_dma_resume(struct edma_chan *echan)
|
|
|
|
{
|
|
|
|
/* Pause/Resume only allowed with cyclic mode */
|
|
|
|
if (!echan->edesc->cyclic)
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
edma_resume(echan->ch_num);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2012-08-22 19:09:34 -06:00
|
|
|
static int edma_control(struct dma_chan *chan, enum dma_ctrl_cmd cmd,
|
|
|
|
unsigned long arg)
|
|
|
|
{
|
|
|
|
int ret = 0;
|
|
|
|
struct dma_slave_config *config;
|
|
|
|
struct edma_chan *echan = to_edma_chan(chan);
|
|
|
|
|
|
|
|
switch (cmd) {
|
|
|
|
case DMA_TERMINATE_ALL:
|
|
|
|
edma_terminate_all(echan);
|
|
|
|
break;
|
|
|
|
case DMA_SLAVE_CONFIG:
|
|
|
|
config = (struct dma_slave_config *)arg;
|
|
|
|
ret = edma_slave_config(echan, config);
|
|
|
|
break;
|
2014-04-14 05:41:59 -06:00
|
|
|
case DMA_PAUSE:
|
|
|
|
ret = edma_dma_pause(echan);
|
|
|
|
break;
|
|
|
|
|
|
|
|
case DMA_RESUME:
|
|
|
|
ret = edma_dma_resume(echan);
|
|
|
|
break;
|
|
|
|
|
2012-08-22 19:09:34 -06:00
|
|
|
default:
|
|
|
|
ret = -ENOSYS;
|
|
|
|
}
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2013-09-23 17:05:13 -06:00
|
|
|
/*
|
|
|
|
* A PaRAM set configuration abstraction used by other modes
|
|
|
|
* @chan: Channel who's PaRAM set we're configuring
|
|
|
|
* @pset: PaRAM set to initialize and setup.
|
|
|
|
* @src_addr: Source address of the DMA
|
|
|
|
* @dst_addr: Destination address of the DMA
|
|
|
|
* @burst: In units of dev_width, how much to send
|
|
|
|
* @dev_width: How much is the dev_width
|
|
|
|
* @dma_length: Total length of the DMA transfer
|
|
|
|
* @direction: Direction of the transfer
|
|
|
|
*/
|
2014-04-28 13:23:55 -06:00
|
|
|
static int edma_config_pset(struct dma_chan *chan, struct edma_pset *epset,
|
2013-09-23 17:05:13 -06:00
|
|
|
dma_addr_t src_addr, dma_addr_t dst_addr, u32 burst,
|
|
|
|
enum dma_slave_buswidth dev_width, unsigned int dma_length,
|
|
|
|
enum dma_transfer_direction direction)
|
|
|
|
{
|
|
|
|
struct edma_chan *echan = to_edma_chan(chan);
|
|
|
|
struct device *dev = chan->device->dev;
|
2014-04-28 13:23:55 -06:00
|
|
|
struct edmacc_param *param = &epset->param;
|
2013-09-23 17:05:13 -06:00
|
|
|
int acnt, bcnt, ccnt, cidx;
|
|
|
|
int src_bidx, dst_bidx, src_cidx, dst_cidx;
|
|
|
|
int absync;
|
|
|
|
|
|
|
|
acnt = dev_width;
|
2014-04-14 05:41:58 -06:00
|
|
|
|
|
|
|
/* src/dst_maxburst == 0 is the same case as src/dst_maxburst == 1 */
|
|
|
|
if (!burst)
|
|
|
|
burst = 1;
|
2013-09-23 17:05:13 -06:00
|
|
|
/*
|
|
|
|
* If the maxburst is equal to the fifo width, use
|
|
|
|
* A-synced transfers. This allows for large contiguous
|
|
|
|
* buffer transfers using only one PaRAM set.
|
|
|
|
*/
|
|
|
|
if (burst == 1) {
|
|
|
|
/*
|
|
|
|
* For the A-sync case, bcnt and ccnt are the remainder
|
|
|
|
* and quotient respectively of the division of:
|
|
|
|
* (dma_length / acnt) by (SZ_64K -1). This is so
|
|
|
|
* that in case bcnt over flows, we have ccnt to use.
|
|
|
|
* Note: In A-sync tranfer only, bcntrld is used, but it
|
|
|
|
* only applies for sg_dma_len(sg) >= SZ_64K.
|
|
|
|
* In this case, the best way adopted is- bccnt for the
|
|
|
|
* first frame will be the remainder below. Then for
|
|
|
|
* every successive frame, bcnt will be SZ_64K-1. This
|
|
|
|
* is assured as bcntrld = 0xffff in end of function.
|
|
|
|
*/
|
|
|
|
absync = false;
|
|
|
|
ccnt = dma_length / acnt / (SZ_64K - 1);
|
|
|
|
bcnt = dma_length / acnt - ccnt * (SZ_64K - 1);
|
|
|
|
/*
|
|
|
|
* If bcnt is non-zero, we have a remainder and hence an
|
|
|
|
* extra frame to transfer, so increment ccnt.
|
|
|
|
*/
|
|
|
|
if (bcnt)
|
|
|
|
ccnt++;
|
|
|
|
else
|
|
|
|
bcnt = SZ_64K - 1;
|
|
|
|
cidx = acnt;
|
|
|
|
} else {
|
|
|
|
/*
|
|
|
|
* If maxburst is greater than the fifo address_width,
|
|
|
|
* use AB-synced transfers where A count is the fifo
|
|
|
|
* address_width and B count is the maxburst. In this
|
|
|
|
* case, we are limited to transfers of C count frames
|
|
|
|
* of (address_width * maxburst) where C count is limited
|
|
|
|
* to SZ_64K-1. This places an upper bound on the length
|
|
|
|
* of an SG segment that can be handled.
|
|
|
|
*/
|
|
|
|
absync = true;
|
|
|
|
bcnt = burst;
|
|
|
|
ccnt = dma_length / (acnt * bcnt);
|
|
|
|
if (ccnt > (SZ_64K - 1)) {
|
|
|
|
dev_err(dev, "Exceeded max SG segment size\n");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
cidx = acnt * bcnt;
|
|
|
|
}
|
|
|
|
|
2014-04-28 13:29:57 -06:00
|
|
|
epset->len = dma_length;
|
|
|
|
|
2013-09-23 17:05:13 -06:00
|
|
|
if (direction == DMA_MEM_TO_DEV) {
|
|
|
|
src_bidx = acnt;
|
|
|
|
src_cidx = cidx;
|
|
|
|
dst_bidx = 0;
|
|
|
|
dst_cidx = 0;
|
2014-04-28 13:29:57 -06:00
|
|
|
epset->addr = src_addr;
|
2013-09-23 17:05:13 -06:00
|
|
|
} else if (direction == DMA_DEV_TO_MEM) {
|
|
|
|
src_bidx = 0;
|
|
|
|
src_cidx = 0;
|
|
|
|
dst_bidx = acnt;
|
|
|
|
dst_cidx = cidx;
|
2014-04-28 13:29:57 -06:00
|
|
|
epset->addr = dst_addr;
|
2014-04-18 20:50:33 -06:00
|
|
|
} else if (direction == DMA_MEM_TO_MEM) {
|
|
|
|
src_bidx = acnt;
|
|
|
|
src_cidx = cidx;
|
|
|
|
dst_bidx = acnt;
|
|
|
|
dst_cidx = cidx;
|
2013-09-23 17:05:13 -06:00
|
|
|
} else {
|
|
|
|
dev_err(dev, "%s: direction not implemented yet\n", __func__);
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2014-04-28 13:23:55 -06:00
|
|
|
param->opt = EDMA_TCC(EDMA_CHAN_SLOT(echan->ch_num));
|
2013-09-23 17:05:13 -06:00
|
|
|
/* Configure A or AB synchronized transfers */
|
|
|
|
if (absync)
|
2014-04-28 13:23:55 -06:00
|
|
|
param->opt |= SYNCDIM;
|
2013-09-23 17:05:13 -06:00
|
|
|
|
2014-04-28 13:23:55 -06:00
|
|
|
param->src = src_addr;
|
|
|
|
param->dst = dst_addr;
|
2013-09-23 17:05:13 -06:00
|
|
|
|
2014-04-28 13:23:55 -06:00
|
|
|
param->src_dst_bidx = (dst_bidx << 16) | src_bidx;
|
|
|
|
param->src_dst_cidx = (dst_cidx << 16) | src_cidx;
|
2013-09-23 17:05:13 -06:00
|
|
|
|
2014-04-28 13:23:55 -06:00
|
|
|
param->a_b_cnt = bcnt << 16 | acnt;
|
|
|
|
param->ccnt = ccnt;
|
2013-09-23 17:05:13 -06:00
|
|
|
/*
|
|
|
|
* Only time when (bcntrld) auto reload is required is for
|
|
|
|
* A-sync case, and in this case, a requirement of reload value
|
|
|
|
* of SZ_64K-1 only is assured. 'link' is initially set to NULL
|
|
|
|
* and then later will be populated by edma_execute.
|
|
|
|
*/
|
2014-04-28 13:23:55 -06:00
|
|
|
param->link_bcntrld = 0xffffffff;
|
2013-09-23 17:05:13 -06:00
|
|
|
return absync;
|
|
|
|
}
|
|
|
|
|
2012-08-22 19:09:34 -06:00
|
|
|
static struct dma_async_tx_descriptor *edma_prep_slave_sg(
|
|
|
|
struct dma_chan *chan, struct scatterlist *sgl,
|
|
|
|
unsigned int sg_len, enum dma_transfer_direction direction,
|
|
|
|
unsigned long tx_flags, void *context)
|
|
|
|
{
|
|
|
|
struct edma_chan *echan = to_edma_chan(chan);
|
|
|
|
struct device *dev = chan->device->dev;
|
|
|
|
struct edma_desc *edesc;
|
2013-09-23 17:05:13 -06:00
|
|
|
dma_addr_t src_addr = 0, dst_addr = 0;
|
2013-01-10 11:41:04 -07:00
|
|
|
enum dma_slave_buswidth dev_width;
|
|
|
|
u32 burst;
|
2012-08-22 19:09:34 -06:00
|
|
|
struct scatterlist *sg;
|
2013-09-23 17:05:13 -06:00
|
|
|
int i, nslots, ret;
|
2012-08-22 19:09:34 -06:00
|
|
|
|
|
|
|
if (unlikely(!echan || !sgl || !sg_len))
|
|
|
|
return NULL;
|
|
|
|
|
2013-01-10 11:41:04 -07:00
|
|
|
if (direction == DMA_DEV_TO_MEM) {
|
2013-09-23 17:05:13 -06:00
|
|
|
src_addr = echan->cfg.src_addr;
|
2013-01-10 11:41:04 -07:00
|
|
|
dev_width = echan->cfg.src_addr_width;
|
|
|
|
burst = echan->cfg.src_maxburst;
|
|
|
|
} else if (direction == DMA_MEM_TO_DEV) {
|
2013-09-23 17:05:13 -06:00
|
|
|
dst_addr = echan->cfg.dst_addr;
|
2013-01-10 11:41:04 -07:00
|
|
|
dev_width = echan->cfg.dst_addr_width;
|
|
|
|
burst = echan->cfg.dst_maxburst;
|
|
|
|
} else {
|
2014-04-14 05:42:05 -06:00
|
|
|
dev_err(dev, "%s: bad direction: %d\n", __func__, direction);
|
2013-01-10 11:41:04 -07:00
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (dev_width == DMA_SLAVE_BUSWIDTH_UNDEFINED) {
|
2014-04-14 05:42:03 -06:00
|
|
|
dev_err(dev, "%s: Undefined slave buswidth\n", __func__);
|
2012-08-22 19:09:34 -06:00
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
|
|
|
|
edesc = kzalloc(sizeof(*edesc) + sg_len *
|
|
|
|
sizeof(edesc->pset[0]), GFP_ATOMIC);
|
|
|
|
if (!edesc) {
|
2014-04-14 05:42:03 -06:00
|
|
|
dev_err(dev, "%s: Failed to allocate a descriptor\n", __func__);
|
2012-08-22 19:09:34 -06:00
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
|
|
|
|
edesc->pset_nr = sg_len;
|
2014-04-28 13:18:45 -06:00
|
|
|
edesc->residue = 0;
|
2014-04-28 13:29:57 -06:00
|
|
|
edesc->direction = direction;
|
2014-04-28 13:34:11 -06:00
|
|
|
edesc->echan = echan;
|
2012-08-22 19:09:34 -06:00
|
|
|
|
2013-08-29 17:05:40 -06:00
|
|
|
/* Allocate a PaRAM slot, if needed */
|
|
|
|
nslots = min_t(unsigned, MAX_NR_SG, sg_len);
|
|
|
|
|
|
|
|
for (i = 0; i < nslots; i++) {
|
2012-08-22 19:09:34 -06:00
|
|
|
if (echan->slot[i] < 0) {
|
|
|
|
echan->slot[i] =
|
|
|
|
edma_alloc_slot(EDMA_CTLR(echan->ch_num),
|
|
|
|
EDMA_SLOT_ANY);
|
|
|
|
if (echan->slot[i] < 0) {
|
2013-10-24 07:14:22 -06:00
|
|
|
kfree(edesc);
|
2014-04-14 05:42:03 -06:00
|
|
|
dev_err(dev, "%s: Failed to allocate slot\n",
|
|
|
|
__func__);
|
2012-08-22 19:09:34 -06:00
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
}
|
2013-08-29 17:05:40 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Configure PaRAM sets for each SG */
|
|
|
|
for_each_sg(sgl, sg, sg_len, i) {
|
2013-09-23 17:05:13 -06:00
|
|
|
/* Get address for each SG */
|
|
|
|
if (direction == DMA_DEV_TO_MEM)
|
|
|
|
dst_addr = sg_dma_address(sg);
|
|
|
|
else
|
|
|
|
src_addr = sg_dma_address(sg);
|
2012-08-22 19:09:34 -06:00
|
|
|
|
2013-09-23 17:05:13 -06:00
|
|
|
ret = edma_config_pset(chan, &edesc->pset[i], src_addr,
|
|
|
|
dst_addr, burst, dev_width,
|
|
|
|
sg_dma_len(sg), direction);
|
2013-10-30 01:37:18 -06:00
|
|
|
if (ret < 0) {
|
|
|
|
kfree(edesc);
|
2013-09-23 17:05:13 -06:00
|
|
|
return NULL;
|
2012-08-22 19:09:34 -06:00
|
|
|
}
|
|
|
|
|
2013-09-23 17:05:13 -06:00
|
|
|
edesc->absync = ret;
|
2014-04-28 13:18:45 -06:00
|
|
|
edesc->residue += sg_dma_len(sg);
|
2013-08-29 17:05:40 -06:00
|
|
|
|
|
|
|
/* If this is the last in a current SG set of transactions,
|
|
|
|
enable interrupts so that next set is processed */
|
|
|
|
if (!((i+1) % MAX_NR_SG))
|
2014-04-28 13:23:55 -06:00
|
|
|
edesc->pset[i].param.opt |= TCINTEN;
|
2013-08-29 17:05:40 -06:00
|
|
|
|
2012-08-22 19:09:34 -06:00
|
|
|
/* If this is the last set, enable completion interrupt flag */
|
|
|
|
if (i == sg_len - 1)
|
2014-04-28 13:23:55 -06:00
|
|
|
edesc->pset[i].param.opt |= TCINTEN;
|
2012-08-22 19:09:34 -06:00
|
|
|
}
|
2014-04-28 13:34:11 -06:00
|
|
|
edesc->residue_stat = edesc->residue;
|
2012-08-22 19:09:34 -06:00
|
|
|
|
|
|
|
return vchan_tx_prep(&echan->vchan, &edesc->vdesc, tx_flags);
|
|
|
|
}
|
|
|
|
|
2014-04-18 20:50:33 -06:00
|
|
|
struct dma_async_tx_descriptor *edma_prep_dma_memcpy(
|
|
|
|
struct dma_chan *chan, dma_addr_t dest, dma_addr_t src,
|
|
|
|
size_t len, unsigned long tx_flags)
|
|
|
|
{
|
|
|
|
int ret;
|
|
|
|
struct edma_desc *edesc;
|
|
|
|
struct device *dev = chan->device->dev;
|
|
|
|
struct edma_chan *echan = to_edma_chan(chan);
|
|
|
|
|
|
|
|
if (unlikely(!echan || !len))
|
|
|
|
return NULL;
|
|
|
|
|
|
|
|
edesc = kzalloc(sizeof(*edesc) + sizeof(edesc->pset[0]), GFP_ATOMIC);
|
|
|
|
if (!edesc) {
|
|
|
|
dev_dbg(dev, "Failed to allocate a descriptor\n");
|
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
|
|
|
|
edesc->pset_nr = 1;
|
|
|
|
|
|
|
|
ret = edma_config_pset(chan, &edesc->pset[0], src, dest, 1,
|
|
|
|
DMA_SLAVE_BUSWIDTH_4_BYTES, len, DMA_MEM_TO_MEM);
|
|
|
|
if (ret < 0)
|
|
|
|
return NULL;
|
|
|
|
|
|
|
|
edesc->absync = ret;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Enable intermediate transfer chaining to re-trigger channel
|
|
|
|
* on completion of every TR, and enable transfer-completion
|
|
|
|
* interrupt on completion of the whole transfer.
|
|
|
|
*/
|
2014-04-28 14:30:32 -06:00
|
|
|
edesc->pset[0].param.opt |= ITCCHEN;
|
|
|
|
edesc->pset[0].param.opt |= TCINTEN;
|
2014-04-18 20:50:33 -06:00
|
|
|
|
|
|
|
return vchan_tx_prep(&echan->vchan, &edesc->vdesc, tx_flags);
|
|
|
|
}
|
|
|
|
|
2013-10-31 15:31:23 -06:00
|
|
|
static struct dma_async_tx_descriptor *edma_prep_dma_cyclic(
|
|
|
|
struct dma_chan *chan, dma_addr_t buf_addr, size_t buf_len,
|
|
|
|
size_t period_len, enum dma_transfer_direction direction,
|
2014-08-01 04:20:10 -06:00
|
|
|
unsigned long tx_flags)
|
2013-10-31 15:31:23 -06:00
|
|
|
{
|
|
|
|
struct edma_chan *echan = to_edma_chan(chan);
|
|
|
|
struct device *dev = chan->device->dev;
|
|
|
|
struct edma_desc *edesc;
|
|
|
|
dma_addr_t src_addr, dst_addr;
|
|
|
|
enum dma_slave_buswidth dev_width;
|
|
|
|
u32 burst;
|
|
|
|
int i, ret, nslots;
|
|
|
|
|
|
|
|
if (unlikely(!echan || !buf_len || !period_len))
|
|
|
|
return NULL;
|
|
|
|
|
|
|
|
if (direction == DMA_DEV_TO_MEM) {
|
|
|
|
src_addr = echan->cfg.src_addr;
|
|
|
|
dst_addr = buf_addr;
|
|
|
|
dev_width = echan->cfg.src_addr_width;
|
|
|
|
burst = echan->cfg.src_maxburst;
|
|
|
|
} else if (direction == DMA_MEM_TO_DEV) {
|
|
|
|
src_addr = buf_addr;
|
|
|
|
dst_addr = echan->cfg.dst_addr;
|
|
|
|
dev_width = echan->cfg.dst_addr_width;
|
|
|
|
burst = echan->cfg.dst_maxburst;
|
|
|
|
} else {
|
2014-04-14 05:42:05 -06:00
|
|
|
dev_err(dev, "%s: bad direction: %d\n", __func__, direction);
|
2013-10-31 15:31:23 -06:00
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (dev_width == DMA_SLAVE_BUSWIDTH_UNDEFINED) {
|
2014-04-14 05:42:03 -06:00
|
|
|
dev_err(dev, "%s: Undefined slave buswidth\n", __func__);
|
2013-10-31 15:31:23 -06:00
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (unlikely(buf_len % period_len)) {
|
|
|
|
dev_err(dev, "Period should be multiple of Buffer length\n");
|
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
|
|
|
|
nslots = (buf_len / period_len) + 1;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Cyclic DMA users such as audio cannot tolerate delays introduced
|
|
|
|
* by cases where the number of periods is more than the maximum
|
|
|
|
* number of SGs the EDMA driver can handle at a time. For DMA types
|
|
|
|
* such as Slave SGs, such delays are tolerable and synchronized,
|
|
|
|
* but the synchronization is difficult to achieve with Cyclic and
|
|
|
|
* cannot be guaranteed, so we error out early.
|
|
|
|
*/
|
|
|
|
if (nslots > MAX_NR_SG)
|
|
|
|
return NULL;
|
|
|
|
|
|
|
|
edesc = kzalloc(sizeof(*edesc) + nslots *
|
|
|
|
sizeof(edesc->pset[0]), GFP_ATOMIC);
|
|
|
|
if (!edesc) {
|
2014-04-14 05:42:03 -06:00
|
|
|
dev_err(dev, "%s: Failed to allocate a descriptor\n", __func__);
|
2013-10-31 15:31:23 -06:00
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
|
|
|
|
edesc->cyclic = 1;
|
|
|
|
edesc->pset_nr = nslots;
|
2014-04-28 13:34:11 -06:00
|
|
|
edesc->residue = edesc->residue_stat = buf_len;
|
2014-04-28 13:29:57 -06:00
|
|
|
edesc->direction = direction;
|
2014-04-28 13:34:11 -06:00
|
|
|
edesc->echan = echan;
|
2013-10-31 15:31:23 -06:00
|
|
|
|
2014-04-14 05:42:02 -06:00
|
|
|
dev_dbg(dev, "%s: channel=%d nslots=%d period_len=%zu buf_len=%zu\n",
|
|
|
|
__func__, echan->ch_num, nslots, period_len, buf_len);
|
2013-10-31 15:31:23 -06:00
|
|
|
|
|
|
|
for (i = 0; i < nslots; i++) {
|
|
|
|
/* Allocate a PaRAM slot, if needed */
|
|
|
|
if (echan->slot[i] < 0) {
|
|
|
|
echan->slot[i] =
|
|
|
|
edma_alloc_slot(EDMA_CTLR(echan->ch_num),
|
|
|
|
EDMA_SLOT_ANY);
|
|
|
|
if (echan->slot[i] < 0) {
|
2013-12-30 12:48:39 -07:00
|
|
|
kfree(edesc);
|
2014-04-14 05:42:03 -06:00
|
|
|
dev_err(dev, "%s: Failed to allocate slot\n",
|
|
|
|
__func__);
|
2013-10-31 15:31:23 -06:00
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
if (i == nslots - 1) {
|
|
|
|
memcpy(&edesc->pset[i], &edesc->pset[0],
|
|
|
|
sizeof(edesc->pset[0]));
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
ret = edma_config_pset(chan, &edesc->pset[i], src_addr,
|
|
|
|
dst_addr, burst, dev_width, period_len,
|
|
|
|
direction);
|
2013-12-30 12:48:39 -07:00
|
|
|
if (ret < 0) {
|
|
|
|
kfree(edesc);
|
2013-10-31 15:31:23 -06:00
|
|
|
return NULL;
|
2013-12-30 12:48:39 -07:00
|
|
|
}
|
2012-08-22 19:09:34 -06:00
|
|
|
|
2013-10-31 15:31:23 -06:00
|
|
|
if (direction == DMA_DEV_TO_MEM)
|
|
|
|
dst_addr += period_len;
|
|
|
|
else
|
|
|
|
src_addr += period_len;
|
2012-08-22 19:09:34 -06:00
|
|
|
|
2014-04-14 05:42:02 -06:00
|
|
|
dev_vdbg(dev, "%s: Configure period %d of buf:\n", __func__, i);
|
|
|
|
dev_vdbg(dev,
|
2013-10-31 15:31:23 -06:00
|
|
|
"\n pset[%d]:\n"
|
|
|
|
" chnum\t%d\n"
|
|
|
|
" slot\t%d\n"
|
|
|
|
" opt\t%08x\n"
|
|
|
|
" src\t%08x\n"
|
|
|
|
" dst\t%08x\n"
|
|
|
|
" abcnt\t%08x\n"
|
|
|
|
" ccnt\t%08x\n"
|
|
|
|
" bidx\t%08x\n"
|
|
|
|
" cidx\t%08x\n"
|
|
|
|
" lkrld\t%08x\n",
|
|
|
|
i, echan->ch_num, echan->slot[i],
|
2014-04-28 13:23:55 -06:00
|
|
|
edesc->pset[i].param.opt,
|
|
|
|
edesc->pset[i].param.src,
|
|
|
|
edesc->pset[i].param.dst,
|
|
|
|
edesc->pset[i].param.a_b_cnt,
|
|
|
|
edesc->pset[i].param.ccnt,
|
|
|
|
edesc->pset[i].param.src_dst_bidx,
|
|
|
|
edesc->pset[i].param.src_dst_cidx,
|
|
|
|
edesc->pset[i].param.link_bcntrld);
|
2013-10-31 15:31:23 -06:00
|
|
|
|
|
|
|
edesc->absync = ret;
|
|
|
|
|
|
|
|
/*
|
2014-07-16 06:29:21 -06:00
|
|
|
* Enable period interrupt only if it is requested
|
2013-10-31 15:31:23 -06:00
|
|
|
*/
|
2014-07-16 06:29:21 -06:00
|
|
|
if (tx_flags & DMA_PREP_INTERRUPT)
|
|
|
|
edesc->pset[i].param.opt |= TCINTEN;
|
2012-08-22 19:09:34 -06:00
|
|
|
}
|
|
|
|
|
2014-07-08 04:46:38 -06:00
|
|
|
/* Place the cyclic channel to highest priority queue */
|
|
|
|
edma_assign_channel_eventq(echan->ch_num, EVENTQ_0);
|
|
|
|
|
2012-08-22 19:09:34 -06:00
|
|
|
return vchan_tx_prep(&echan->vchan, &edesc->vdesc, tx_flags);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void edma_callback(unsigned ch_num, u16 ch_status, void *data)
|
|
|
|
{
|
|
|
|
struct edma_chan *echan = data;
|
|
|
|
struct device *dev = echan->vchan.chan.device->dev;
|
|
|
|
struct edma_desc *edesc;
|
dma: edma: Find missed events and issue them
In an effort to move to using Scatter gather lists of any size with
EDMA as discussed at [1] instead of placing limitations on the driver,
we work through the limitations of the EDMAC hardware to find missed
events and issue them.
The sequence of events that require this are:
For the scenario where MAX slots for an EDMA channel is 3:
SG1 -> SG2 -> SG3 -> SG4 -> SG5 -> SG6 -> Null
The above SG list will have to be DMA'd in 2 sets:
(1) SG1 -> SG2 -> SG3 -> Null
(2) SG4 -> SG5 -> SG6 -> Null
After (1) is succesfully transferred, the events from the MMC controller
donot stop coming and are missed by the time we have setup the transfer
for (2). So here, we catch the events missed as an error condition and
issue them manually.
In the second part of the patch, we make handle the NULL slot cases:
For crypto IP, we continue to receive events even continuously in
NULL slot, the setup of the next set of SG elements happens after
the error handler executes. This is results in some recursion problems.
Due to this, we continously receive error interrupts when we manually
trigger an event from the error handler.
We fix this, by first detecting if the Channel is currently transferring
from a NULL slot or not, that's where the edma_read_slot in the error
callback from interrupt handler comes in. With this we can determine if
the set up of the next SG list has completed, and we manually trigger
only in this case. If the setup has _not_ completed, we are still in NULL
so we just set a missed flag and allow the manual triggerring to happen
in edma_execute which will be eventually called. This fixes the above
mentioned race conditions seen with the crypto drivers.
[1] http://marc.info/?l=linux-omap&m=137416733628831&w=2
Signed-off-by: Joel Fernandes <joelf@ti.com>
Signed-off-by: Vinod Koul <vinod.koul@intel.com>
2013-08-29 17:05:43 -06:00
|
|
|
struct edmacc_param p;
|
2012-08-22 19:09:34 -06:00
|
|
|
|
2013-10-31 15:31:23 -06:00
|
|
|
edesc = echan->edesc;
|
|
|
|
|
|
|
|
/* Pause the channel for non-cyclic */
|
|
|
|
if (!edesc || (edesc && !edesc->cyclic))
|
|
|
|
edma_pause(echan->ch_num);
|
2012-08-22 19:09:34 -06:00
|
|
|
|
|
|
|
switch (ch_status) {
|
2013-10-30 06:52:30 -06:00
|
|
|
case EDMA_DMA_COMPLETE:
|
2014-04-16 23:58:33 -06:00
|
|
|
spin_lock(&echan->vchan.lock);
|
2012-08-22 19:09:34 -06:00
|
|
|
|
|
|
|
if (edesc) {
|
2013-10-31 15:31:23 -06:00
|
|
|
if (edesc->cyclic) {
|
|
|
|
vchan_cyclic_callback(&edesc->vdesc);
|
|
|
|
} else if (edesc->processed == edesc->pset_nr) {
|
2013-09-03 09:02:46 -06:00
|
|
|
dev_dbg(dev, "Transfer complete, stopping channel %d\n", ch_num);
|
2014-04-28 13:18:45 -06:00
|
|
|
edesc->residue = 0;
|
2013-09-03 09:02:46 -06:00
|
|
|
edma_stop(echan->ch_num);
|
|
|
|
vchan_cookie_complete(&edesc->vdesc);
|
2013-10-31 15:31:23 -06:00
|
|
|
edma_execute(echan);
|
2013-09-03 09:02:46 -06:00
|
|
|
} else {
|
|
|
|
dev_dbg(dev, "Intermediate transfer complete on channel %d\n", ch_num);
|
2014-04-28 13:34:11 -06:00
|
|
|
|
|
|
|
/* Update statistics for tx_status */
|
|
|
|
edesc->residue -= edesc->sg_len;
|
|
|
|
edesc->residue_stat = edesc->residue;
|
|
|
|
edesc->processed_stat = edesc->processed;
|
|
|
|
|
2013-10-31 15:31:23 -06:00
|
|
|
edma_execute(echan);
|
2013-09-03 09:02:46 -06:00
|
|
|
}
|
2012-08-22 19:09:34 -06:00
|
|
|
}
|
|
|
|
|
2014-04-16 23:58:33 -06:00
|
|
|
spin_unlock(&echan->vchan.lock);
|
2012-08-22 19:09:34 -06:00
|
|
|
|
|
|
|
break;
|
2013-10-30 06:52:30 -06:00
|
|
|
case EDMA_DMA_CC_ERROR:
|
2014-04-16 23:58:33 -06:00
|
|
|
spin_lock(&echan->vchan.lock);
|
dma: edma: Find missed events and issue them
In an effort to move to using Scatter gather lists of any size with
EDMA as discussed at [1] instead of placing limitations on the driver,
we work through the limitations of the EDMAC hardware to find missed
events and issue them.
The sequence of events that require this are:
For the scenario where MAX slots for an EDMA channel is 3:
SG1 -> SG2 -> SG3 -> SG4 -> SG5 -> SG6 -> Null
The above SG list will have to be DMA'd in 2 sets:
(1) SG1 -> SG2 -> SG3 -> Null
(2) SG4 -> SG5 -> SG6 -> Null
After (1) is succesfully transferred, the events from the MMC controller
donot stop coming and are missed by the time we have setup the transfer
for (2). So here, we catch the events missed as an error condition and
issue them manually.
In the second part of the patch, we make handle the NULL slot cases:
For crypto IP, we continue to receive events even continuously in
NULL slot, the setup of the next set of SG elements happens after
the error handler executes. This is results in some recursion problems.
Due to this, we continously receive error interrupts when we manually
trigger an event from the error handler.
We fix this, by first detecting if the Channel is currently transferring
from a NULL slot or not, that's where the edma_read_slot in the error
callback from interrupt handler comes in. With this we can determine if
the set up of the next SG list has completed, and we manually trigger
only in this case. If the setup has _not_ completed, we are still in NULL
so we just set a missed flag and allow the manual triggerring to happen
in edma_execute which will be eventually called. This fixes the above
mentioned race conditions seen with the crypto drivers.
[1] http://marc.info/?l=linux-omap&m=137416733628831&w=2
Signed-off-by: Joel Fernandes <joelf@ti.com>
Signed-off-by: Vinod Koul <vinod.koul@intel.com>
2013-08-29 17:05:43 -06:00
|
|
|
|
|
|
|
edma_read_slot(EDMA_CHAN_SLOT(echan->slot[0]), &p);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Issue later based on missed flag which will be sure
|
|
|
|
* to happen as:
|
|
|
|
* (1) we finished transmitting an intermediate slot and
|
|
|
|
* edma_execute is coming up.
|
|
|
|
* (2) or we finished current transfer and issue will
|
|
|
|
* call edma_execute.
|
|
|
|
*
|
|
|
|
* Important note: issuing can be dangerous here and
|
|
|
|
* lead to some nasty recursion when we are in a NULL
|
|
|
|
* slot. So we avoid doing so and set the missed flag.
|
|
|
|
*/
|
|
|
|
if (p.a_b_cnt == 0 && p.ccnt == 0) {
|
|
|
|
dev_dbg(dev, "Error occurred, looks like slot is null, just setting miss\n");
|
|
|
|
echan->missed = 1;
|
|
|
|
} else {
|
|
|
|
/*
|
|
|
|
* The slot is already programmed but the event got
|
|
|
|
* missed, so its safe to issue it here.
|
|
|
|
*/
|
|
|
|
dev_dbg(dev, "Error occurred but slot is non-null, TRIGGERING\n");
|
|
|
|
edma_clean_channel(echan->ch_num);
|
|
|
|
edma_stop(echan->ch_num);
|
|
|
|
edma_start(echan->ch_num);
|
|
|
|
edma_trigger_channel(echan->ch_num);
|
|
|
|
}
|
|
|
|
|
2014-04-16 23:58:33 -06:00
|
|
|
spin_unlock(&echan->vchan.lock);
|
dma: edma: Find missed events and issue them
In an effort to move to using Scatter gather lists of any size with
EDMA as discussed at [1] instead of placing limitations on the driver,
we work through the limitations of the EDMAC hardware to find missed
events and issue them.
The sequence of events that require this are:
For the scenario where MAX slots for an EDMA channel is 3:
SG1 -> SG2 -> SG3 -> SG4 -> SG5 -> SG6 -> Null
The above SG list will have to be DMA'd in 2 sets:
(1) SG1 -> SG2 -> SG3 -> Null
(2) SG4 -> SG5 -> SG6 -> Null
After (1) is succesfully transferred, the events from the MMC controller
donot stop coming and are missed by the time we have setup the transfer
for (2). So here, we catch the events missed as an error condition and
issue them manually.
In the second part of the patch, we make handle the NULL slot cases:
For crypto IP, we continue to receive events even continuously in
NULL slot, the setup of the next set of SG elements happens after
the error handler executes. This is results in some recursion problems.
Due to this, we continously receive error interrupts when we manually
trigger an event from the error handler.
We fix this, by first detecting if the Channel is currently transferring
from a NULL slot or not, that's where the edma_read_slot in the error
callback from interrupt handler comes in. With this we can determine if
the set up of the next SG list has completed, and we manually trigger
only in this case. If the setup has _not_ completed, we are still in NULL
so we just set a missed flag and allow the manual triggerring to happen
in edma_execute which will be eventually called. This fixes the above
mentioned race conditions seen with the crypto drivers.
[1] http://marc.info/?l=linux-omap&m=137416733628831&w=2
Signed-off-by: Joel Fernandes <joelf@ti.com>
Signed-off-by: Vinod Koul <vinod.koul@intel.com>
2013-08-29 17:05:43 -06:00
|
|
|
|
2012-08-22 19:09:34 -06:00
|
|
|
break;
|
|
|
|
default:
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Alloc channel resources */
|
|
|
|
static int edma_alloc_chan_resources(struct dma_chan *chan)
|
|
|
|
{
|
|
|
|
struct edma_chan *echan = to_edma_chan(chan);
|
|
|
|
struct device *dev = chan->device->dev;
|
|
|
|
int ret;
|
|
|
|
int a_ch_num;
|
|
|
|
LIST_HEAD(descs);
|
|
|
|
|
|
|
|
a_ch_num = edma_alloc_channel(echan->ch_num, edma_callback,
|
|
|
|
chan, EVENTQ_DEFAULT);
|
|
|
|
|
|
|
|
if (a_ch_num < 0) {
|
|
|
|
ret = -ENODEV;
|
|
|
|
goto err_no_chan;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (a_ch_num != echan->ch_num) {
|
|
|
|
dev_err(dev, "failed to allocate requested channel %u:%u\n",
|
|
|
|
EDMA_CTLR(echan->ch_num),
|
|
|
|
EDMA_CHAN_SLOT(echan->ch_num));
|
|
|
|
ret = -ENODEV;
|
|
|
|
goto err_wrong_chan;
|
|
|
|
}
|
|
|
|
|
|
|
|
echan->alloced = true;
|
|
|
|
echan->slot[0] = echan->ch_num;
|
|
|
|
|
2014-04-24 01:29:50 -06:00
|
|
|
dev_dbg(dev, "allocated channel %d for %u:%u\n", echan->ch_num,
|
2013-12-13 07:06:18 -07:00
|
|
|
EDMA_CTLR(echan->ch_num), EDMA_CHAN_SLOT(echan->ch_num));
|
2012-08-22 19:09:34 -06:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
err_wrong_chan:
|
|
|
|
edma_free_channel(a_ch_num);
|
|
|
|
err_no_chan:
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Free channel resources */
|
|
|
|
static void edma_free_chan_resources(struct dma_chan *chan)
|
|
|
|
{
|
|
|
|
struct edma_chan *echan = to_edma_chan(chan);
|
|
|
|
struct device *dev = chan->device->dev;
|
|
|
|
int i;
|
|
|
|
|
|
|
|
/* Terminate transfers */
|
|
|
|
edma_stop(echan->ch_num);
|
|
|
|
|
|
|
|
vchan_free_chan_resources(&echan->vchan);
|
|
|
|
|
|
|
|
/* Free EDMA PaRAM slots */
|
|
|
|
for (i = 1; i < EDMA_MAX_SLOTS; i++) {
|
|
|
|
if (echan->slot[i] >= 0) {
|
|
|
|
edma_free_slot(echan->slot[i]);
|
|
|
|
echan->slot[i] = -1;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Free EDMA channel */
|
|
|
|
if (echan->alloced) {
|
|
|
|
edma_free_channel(echan->ch_num);
|
|
|
|
echan->alloced = false;
|
|
|
|
}
|
|
|
|
|
2013-12-13 07:06:18 -07:00
|
|
|
dev_dbg(dev, "freeing channel for %u\n", echan->ch_num);
|
2012-08-22 19:09:34 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Send pending descriptor to hardware */
|
|
|
|
static void edma_issue_pending(struct dma_chan *chan)
|
|
|
|
{
|
|
|
|
struct edma_chan *echan = to_edma_chan(chan);
|
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&echan->vchan.lock, flags);
|
|
|
|
if (vchan_issue_pending(&echan->vchan) && !echan->edesc)
|
|
|
|
edma_execute(echan);
|
|
|
|
spin_unlock_irqrestore(&echan->vchan.lock, flags);
|
|
|
|
}
|
|
|
|
|
2014-04-28 13:34:11 -06:00
|
|
|
static u32 edma_residue(struct edma_desc *edesc)
|
|
|
|
{
|
|
|
|
bool dst = edesc->direction == DMA_DEV_TO_MEM;
|
|
|
|
struct edma_pset *pset = edesc->pset;
|
|
|
|
dma_addr_t done, pos;
|
|
|
|
int i;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* We always read the dst/src position from the first RamPar
|
|
|
|
* pset. That's the one which is active now.
|
|
|
|
*/
|
|
|
|
pos = edma_get_position(edesc->echan->slot[0], dst);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Cyclic is simple. Just subtract pset[0].addr from pos.
|
|
|
|
*
|
|
|
|
* We never update edesc->residue in the cyclic case, so we
|
|
|
|
* can tell the remaining room to the end of the circular
|
|
|
|
* buffer.
|
|
|
|
*/
|
|
|
|
if (edesc->cyclic) {
|
|
|
|
done = pos - pset->addr;
|
|
|
|
edesc->residue_stat = edesc->residue - done;
|
|
|
|
return edesc->residue_stat;
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* For SG operation we catch up with the last processed
|
|
|
|
* status.
|
|
|
|
*/
|
|
|
|
pset += edesc->processed_stat;
|
|
|
|
|
|
|
|
for (i = edesc->processed_stat; i < edesc->processed; i++, pset++) {
|
|
|
|
/*
|
|
|
|
* If we are inside this pset address range, we know
|
|
|
|
* this is the active one. Get the current delta and
|
|
|
|
* stop walking the psets.
|
|
|
|
*/
|
|
|
|
if (pos >= pset->addr && pos < pset->addr + pset->len)
|
|
|
|
return edesc->residue_stat - (pos - pset->addr);
|
|
|
|
|
|
|
|
/* Otherwise mark it done and update residue_stat. */
|
|
|
|
edesc->processed_stat++;
|
|
|
|
edesc->residue_stat -= pset->len;
|
|
|
|
}
|
|
|
|
return edesc->residue_stat;
|
|
|
|
}
|
|
|
|
|
2012-08-22 19:09:34 -06:00
|
|
|
/* Check request completion status */
|
|
|
|
static enum dma_status edma_tx_status(struct dma_chan *chan,
|
|
|
|
dma_cookie_t cookie,
|
|
|
|
struct dma_tx_state *txstate)
|
|
|
|
{
|
|
|
|
struct edma_chan *echan = to_edma_chan(chan);
|
|
|
|
struct virt_dma_desc *vdesc;
|
|
|
|
enum dma_status ret;
|
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
ret = dma_cookie_status(chan, cookie, txstate);
|
2013-10-16 02:12:15 -06:00
|
|
|
if (ret == DMA_COMPLETE || !txstate)
|
2012-08-22 19:09:34 -06:00
|
|
|
return ret;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&echan->vchan.lock, flags);
|
2014-04-28 13:19:51 -06:00
|
|
|
if (echan->edesc && echan->edesc->vdesc.tx.cookie == cookie)
|
2014-04-28 13:34:11 -06:00
|
|
|
txstate->residue = edma_residue(echan->edesc);
|
2014-04-28 13:19:51 -06:00
|
|
|
else if ((vdesc = vchan_find_desc(&echan->vchan, cookie)))
|
|
|
|
txstate->residue = to_edma_desc(&vdesc->tx)->residue;
|
2012-08-22 19:09:34 -06:00
|
|
|
spin_unlock_irqrestore(&echan->vchan.lock, flags);
|
|
|
|
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void __init edma_chan_init(struct edma_cc *ecc,
|
|
|
|
struct dma_device *dma,
|
|
|
|
struct edma_chan *echans)
|
|
|
|
{
|
|
|
|
int i, j;
|
|
|
|
|
|
|
|
for (i = 0; i < EDMA_CHANS; i++) {
|
|
|
|
struct edma_chan *echan = &echans[i];
|
|
|
|
echan->ch_num = EDMA_CTLR_CHAN(ecc->ctlr, i);
|
|
|
|
echan->ecc = ecc;
|
|
|
|
echan->vchan.desc_free = edma_desc_free;
|
|
|
|
|
|
|
|
vchan_init(&echan->vchan, dma);
|
|
|
|
|
|
|
|
INIT_LIST_HEAD(&echan->node);
|
|
|
|
for (j = 0; j < EDMA_MAX_SLOTS; j++)
|
|
|
|
echan->slot[j] = -1;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2014-04-14 05:42:01 -06:00
|
|
|
#define EDMA_DMA_BUSWIDTHS (BIT(DMA_SLAVE_BUSWIDTH_1_BYTE) | \
|
|
|
|
BIT(DMA_SLAVE_BUSWIDTH_2_BYTES) | \
|
2014-07-02 22:51:56 -06:00
|
|
|
BIT(DMA_SLAVE_BUSWIDTH_3_BYTES) | \
|
2014-04-14 05:42:01 -06:00
|
|
|
BIT(DMA_SLAVE_BUSWIDTH_4_BYTES))
|
|
|
|
|
|
|
|
static int edma_dma_device_slave_caps(struct dma_chan *dchan,
|
|
|
|
struct dma_slave_caps *caps)
|
|
|
|
{
|
|
|
|
caps->src_addr_widths = EDMA_DMA_BUSWIDTHS;
|
|
|
|
caps->dstn_addr_widths = EDMA_DMA_BUSWIDTHS;
|
|
|
|
caps->directions = BIT(DMA_DEV_TO_MEM) | BIT(DMA_MEM_TO_DEV);
|
|
|
|
caps->cmd_pause = true;
|
|
|
|
caps->cmd_terminate = true;
|
2014-07-16 06:29:20 -06:00
|
|
|
caps->residue_granularity = DMA_RESIDUE_GRANULARITY_BURST;
|
2014-04-14 05:42:01 -06:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2012-08-22 19:09:34 -06:00
|
|
|
static void edma_dma_init(struct edma_cc *ecc, struct dma_device *dma,
|
|
|
|
struct device *dev)
|
|
|
|
{
|
|
|
|
dma->device_prep_slave_sg = edma_prep_slave_sg;
|
2013-10-31 15:31:23 -06:00
|
|
|
dma->device_prep_dma_cyclic = edma_prep_dma_cyclic;
|
2014-04-18 20:50:33 -06:00
|
|
|
dma->device_prep_dma_memcpy = edma_prep_dma_memcpy;
|
2012-08-22 19:09:34 -06:00
|
|
|
dma->device_alloc_chan_resources = edma_alloc_chan_resources;
|
|
|
|
dma->device_free_chan_resources = edma_free_chan_resources;
|
|
|
|
dma->device_issue_pending = edma_issue_pending;
|
|
|
|
dma->device_tx_status = edma_tx_status;
|
|
|
|
dma->device_control = edma_control;
|
2014-04-14 05:42:01 -06:00
|
|
|
dma->device_slave_caps = edma_dma_device_slave_caps;
|
2012-08-22 19:09:34 -06:00
|
|
|
dma->dev = dev;
|
|
|
|
|
2014-04-18 20:50:33 -06:00
|
|
|
/*
|
|
|
|
* code using dma memcpy must make sure alignment of
|
|
|
|
* length is at dma->copy_align boundary.
|
|
|
|
*/
|
|
|
|
dma->copy_align = DMA_SLAVE_BUSWIDTH_4_BYTES;
|
|
|
|
|
2012-08-22 19:09:34 -06:00
|
|
|
INIT_LIST_HEAD(&dma->channels);
|
|
|
|
}
|
|
|
|
|
2012-11-19 11:22:55 -07:00
|
|
|
static int edma_probe(struct platform_device *pdev)
|
2012-08-22 19:09:34 -06:00
|
|
|
{
|
|
|
|
struct edma_cc *ecc;
|
|
|
|
int ret;
|
|
|
|
|
2013-06-27 06:45:16 -06:00
|
|
|
ret = dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(32));
|
|
|
|
if (ret)
|
|
|
|
return ret;
|
|
|
|
|
2012-08-22 19:09:34 -06:00
|
|
|
ecc = devm_kzalloc(&pdev->dev, sizeof(*ecc), GFP_KERNEL);
|
|
|
|
if (!ecc) {
|
|
|
|
dev_err(&pdev->dev, "Can't allocate controller\n");
|
|
|
|
return -ENOMEM;
|
|
|
|
}
|
|
|
|
|
|
|
|
ecc->ctlr = pdev->id;
|
|
|
|
ecc->dummy_slot = edma_alloc_slot(ecc->ctlr, EDMA_SLOT_ANY);
|
|
|
|
if (ecc->dummy_slot < 0) {
|
|
|
|
dev_err(&pdev->dev, "Can't allocate PaRAM dummy slot\n");
|
2014-07-31 04:12:37 -06:00
|
|
|
return ecc->dummy_slot;
|
2012-08-22 19:09:34 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
dma_cap_zero(ecc->dma_slave.cap_mask);
|
|
|
|
dma_cap_set(DMA_SLAVE, ecc->dma_slave.cap_mask);
|
2014-04-14 05:42:00 -06:00
|
|
|
dma_cap_set(DMA_CYCLIC, ecc->dma_slave.cap_mask);
|
2014-04-18 20:50:33 -06:00
|
|
|
dma_cap_set(DMA_MEMCPY, ecc->dma_slave.cap_mask);
|
2012-08-22 19:09:34 -06:00
|
|
|
|
|
|
|
edma_dma_init(ecc, &ecc->dma_slave, &pdev->dev);
|
|
|
|
|
|
|
|
edma_chan_init(ecc, &ecc->dma_slave, ecc->slave_chans);
|
|
|
|
|
|
|
|
ret = dma_async_device_register(&ecc->dma_slave);
|
|
|
|
if (ret)
|
|
|
|
goto err_reg1;
|
|
|
|
|
|
|
|
platform_set_drvdata(pdev, ecc);
|
|
|
|
|
|
|
|
dev_info(&pdev->dev, "TI EDMA DMA engine driver\n");
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
err_reg1:
|
|
|
|
edma_free_slot(ecc->dummy_slot);
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
2012-12-21 16:09:59 -07:00
|
|
|
static int edma_remove(struct platform_device *pdev)
|
2012-08-22 19:09:34 -06:00
|
|
|
{
|
|
|
|
struct device *dev = &pdev->dev;
|
|
|
|
struct edma_cc *ecc = dev_get_drvdata(dev);
|
|
|
|
|
|
|
|
dma_async_device_unregister(&ecc->dma_slave);
|
|
|
|
edma_free_slot(ecc->dummy_slot);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct platform_driver edma_driver = {
|
|
|
|
.probe = edma_probe,
|
2012-11-19 11:20:04 -07:00
|
|
|
.remove = edma_remove,
|
2012-08-22 19:09:34 -06:00
|
|
|
.driver = {
|
|
|
|
.name = "edma-dma-engine",
|
|
|
|
},
|
|
|
|
};
|
|
|
|
|
|
|
|
bool edma_filter_fn(struct dma_chan *chan, void *param)
|
|
|
|
{
|
|
|
|
if (chan->device->dev->driver == &edma_driver.driver) {
|
|
|
|
struct edma_chan *echan = to_edma_chan(chan);
|
|
|
|
unsigned ch_req = *(unsigned *)param;
|
|
|
|
return ch_req == echan->ch_num;
|
|
|
|
}
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL(edma_filter_fn);
|
|
|
|
|
|
|
|
static int edma_init(void)
|
|
|
|
{
|
2014-10-24 10:14:01 -06:00
|
|
|
return platform_driver_register(&edma_driver);
|
2012-08-22 19:09:34 -06:00
|
|
|
}
|
|
|
|
subsys_initcall(edma_init);
|
|
|
|
|
|
|
|
static void __exit edma_exit(void)
|
|
|
|
{
|
|
|
|
platform_driver_unregister(&edma_driver);
|
|
|
|
}
|
|
|
|
module_exit(edma_exit);
|
|
|
|
|
2013-09-04 08:32:50 -06:00
|
|
|
MODULE_AUTHOR("Matt Porter <matt.porter@linaro.org>");
|
2012-08-22 19:09:34 -06:00
|
|
|
MODULE_DESCRIPTION("TI EDMA DMA engine driver");
|
|
|
|
MODULE_LICENSE("GPL v2");
|