2019-05-19 07:51:31 -06:00
|
|
|
|
// SPDX-License-Identifier: GPL-2.0-or-later
|
2011-12-20 23:47:07 -07:00
|
|
|
|
/*
|
|
|
|
|
* drivers/pwm/pwm-tegra.c
|
|
|
|
|
*
|
|
|
|
|
* Tegra pulse-width-modulation controller driver
|
|
|
|
|
*
|
2020-05-31 23:20:36 -06:00
|
|
|
|
* Copyright (c) 2010-2020, NVIDIA Corporation.
|
2011-12-20 23:47:07 -07:00
|
|
|
|
* Based on arch/arm/plat-mxc/pwm.c by Sascha Hauer <s.hauer@pengutronix.de>
|
2020-05-31 23:20:36 -06:00
|
|
|
|
*
|
|
|
|
|
* Overview of Tegra Pulse Width Modulator Register:
|
|
|
|
|
* 1. 13-bit: Frequency division (SCALE)
|
|
|
|
|
* 2. 8-bit : Pulse division (DUTY)
|
|
|
|
|
* 3. 1-bit : Enable bit
|
|
|
|
|
*
|
|
|
|
|
* The PWM clock frequency is divided by 256 before subdividing it based
|
|
|
|
|
* on the programmable frequency division value to generate the required
|
|
|
|
|
* frequency for PWM output. The maximum output frequency that can be
|
|
|
|
|
* achieved is (max rate of source clock) / 256.
|
|
|
|
|
* e.g. if source clock rate is 408 MHz, maximum output frequency can be:
|
|
|
|
|
* 408 MHz/256 = 1.6 MHz.
|
|
|
|
|
* This 1.6 MHz frequency can further be divided using SCALE value in PWM.
|
|
|
|
|
*
|
|
|
|
|
* PWM pulse width: 8 bits are usable [23:16] for varying pulse width.
|
|
|
|
|
* To achieve 100% duty cycle, program Bit [24] of this register to
|
|
|
|
|
* 1’b1. In which case the other bits [23:16] are set to don't care.
|
|
|
|
|
*
|
|
|
|
|
* Limitations:
|
|
|
|
|
* - When PWM is disabled, the output is driven to inactive.
|
|
|
|
|
* - It does not allow the current PWM period to complete and
|
|
|
|
|
* stops abruptly.
|
|
|
|
|
*
|
|
|
|
|
* - If the register is reconfigured while PWM is running,
|
|
|
|
|
* it does not complete the currently running period.
|
|
|
|
|
*
|
|
|
|
|
* - If the user input duty is beyond acceptible limits,
|
|
|
|
|
* -EINVAL is returned.
|
2011-12-20 23:47:07 -07:00
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#include <linux/clk.h>
|
|
|
|
|
#include <linux/err.h>
|
|
|
|
|
#include <linux/io.h>
|
|
|
|
|
#include <linux/module.h>
|
|
|
|
|
#include <linux/of.h>
|
2016-06-22 05:47:23 -06:00
|
|
|
|
#include <linux/of_device.h>
|
2011-12-20 23:47:07 -07:00
|
|
|
|
#include <linux/pwm.h>
|
|
|
|
|
#include <linux/platform_device.h>
|
2017-04-07 03:34:02 -06:00
|
|
|
|
#include <linux/pinctrl/consumer.h>
|
2011-12-20 23:47:07 -07:00
|
|
|
|
#include <linux/slab.h>
|
2016-06-22 05:47:19 -06:00
|
|
|
|
#include <linux/reset.h>
|
2011-12-20 23:47:07 -07:00
|
|
|
|
|
|
|
|
|
#define PWM_ENABLE (1 << 31)
|
|
|
|
|
#define PWM_DUTY_WIDTH 8
|
|
|
|
|
#define PWM_DUTY_SHIFT 16
|
|
|
|
|
#define PWM_SCALE_WIDTH 13
|
|
|
|
|
#define PWM_SCALE_SHIFT 0
|
|
|
|
|
|
2016-06-22 05:47:23 -06:00
|
|
|
|
struct tegra_pwm_soc {
|
|
|
|
|
unsigned int num_channels;
|
2017-05-02 08:05:37 -06:00
|
|
|
|
|
|
|
|
|
/* Maximum IP frequency for given SoCs */
|
|
|
|
|
unsigned long max_frequency;
|
2016-06-22 05:47:23 -06:00
|
|
|
|
};
|
|
|
|
|
|
2011-12-20 23:47:07 -07:00
|
|
|
|
struct tegra_pwm_chip {
|
2016-07-11 03:26:52 -06:00
|
|
|
|
struct pwm_chip chip;
|
|
|
|
|
struct device *dev;
|
2011-12-20 23:47:07 -07:00
|
|
|
|
|
2016-07-11 03:26:52 -06:00
|
|
|
|
struct clk *clk;
|
2016-06-22 05:47:19 -06:00
|
|
|
|
struct reset_control*rst;
|
2011-12-20 23:47:07 -07:00
|
|
|
|
|
2017-04-13 08:10:27 -06:00
|
|
|
|
unsigned long clk_rate;
|
2020-05-31 23:20:36 -06:00
|
|
|
|
unsigned long min_period_ns;
|
2017-04-13 08:10:27 -06:00
|
|
|
|
|
2016-07-11 03:27:29 -06:00
|
|
|
|
void __iomem *regs;
|
2016-06-22 05:47:23 -06:00
|
|
|
|
|
|
|
|
|
const struct tegra_pwm_soc *soc;
|
2011-12-20 23:47:07 -07:00
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static inline struct tegra_pwm_chip *to_tegra_pwm_chip(struct pwm_chip *chip)
|
|
|
|
|
{
|
|
|
|
|
return container_of(chip, struct tegra_pwm_chip, chip);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline u32 pwm_readl(struct tegra_pwm_chip *chip, unsigned int num)
|
|
|
|
|
{
|
2016-07-11 03:27:29 -06:00
|
|
|
|
return readl(chip->regs + (num << 4));
|
2011-12-20 23:47:07 -07:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline void pwm_writel(struct tegra_pwm_chip *chip, unsigned int num,
|
|
|
|
|
unsigned long val)
|
|
|
|
|
{
|
2016-07-11 03:27:29 -06:00
|
|
|
|
writel(val, chip->regs + (num << 4));
|
2011-12-20 23:47:07 -07:00
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static int tegra_pwm_config(struct pwm_chip *chip, struct pwm_device *pwm,
|
|
|
|
|
int duty_ns, int period_ns)
|
|
|
|
|
{
|
|
|
|
|
struct tegra_pwm_chip *pc = to_tegra_pwm_chip(chip);
|
2017-04-12 10:29:23 -06:00
|
|
|
|
unsigned long long c = duty_ns, hz;
|
2020-05-31 23:20:36 -06:00
|
|
|
|
unsigned long rate, required_clk_rate;
|
2011-12-20 23:47:07 -07:00
|
|
|
|
u32 val = 0;
|
|
|
|
|
int err;
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Convert from duty_ns / period_ns to a fixed number of duty ticks
|
|
|
|
|
* per (1 << PWM_DUTY_WIDTH) cycles and make sure to round to the
|
|
|
|
|
* nearest integer during division.
|
|
|
|
|
*/
|
2016-06-22 05:47:21 -06:00
|
|
|
|
c *= (1 << PWM_DUTY_WIDTH);
|
2017-04-07 03:33:59 -06:00
|
|
|
|
c = DIV_ROUND_CLOSEST_ULL(c, period_ns);
|
2011-12-20 23:47:07 -07:00
|
|
|
|
|
|
|
|
|
val = (u32)c << PWM_DUTY_SHIFT;
|
|
|
|
|
|
2020-05-31 23:20:36 -06:00
|
|
|
|
/*
|
|
|
|
|
* min period = max clock limit >> PWM_DUTY_WIDTH
|
|
|
|
|
*/
|
|
|
|
|
if (period_ns < pc->min_period_ns)
|
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
2011-12-20 23:47:07 -07:00
|
|
|
|
/*
|
|
|
|
|
* Compute the prescaler value for which (1 << PWM_DUTY_WIDTH)
|
|
|
|
|
* cycles at the PWM clock rate will take period_ns nanoseconds.
|
2020-05-31 23:20:36 -06:00
|
|
|
|
*
|
|
|
|
|
* num_channels: If single instance of PWM controller has multiple
|
|
|
|
|
* channels (e.g. Tegra210 or older) then it is not possible to
|
|
|
|
|
* configure separate clock rates to each of the channels, in such
|
|
|
|
|
* case the value stored during probe will be referred.
|
|
|
|
|
*
|
|
|
|
|
* If every PWM controller instance has one channel respectively, i.e.
|
|
|
|
|
* nums_channels == 1 then only the clock rate can be modified
|
|
|
|
|
* dynamically (e.g. Tegra186 or Tegra194).
|
2011-12-20 23:47:07 -07:00
|
|
|
|
*/
|
2020-05-31 23:20:36 -06:00
|
|
|
|
if (pc->soc->num_channels == 1) {
|
|
|
|
|
/*
|
|
|
|
|
* Rate is multiplied with 2^PWM_DUTY_WIDTH so that it matches
|
|
|
|
|
* with the maximum possible rate that the controller can
|
|
|
|
|
* provide. Any further lower value can be derived by setting
|
|
|
|
|
* PFM bits[0:12].
|
|
|
|
|
*
|
|
|
|
|
* required_clk_rate is a reference rate for source clock and
|
|
|
|
|
* it is derived based on user requested period. By setting the
|
|
|
|
|
* source clock rate as required_clk_rate, PWM controller will
|
|
|
|
|
* be able to configure the requested period.
|
|
|
|
|
*/
|
|
|
|
|
required_clk_rate =
|
|
|
|
|
(NSEC_PER_SEC / period_ns) << PWM_DUTY_WIDTH;
|
|
|
|
|
|
|
|
|
|
err = clk_set_rate(pc->clk, required_clk_rate);
|
|
|
|
|
if (err < 0)
|
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
|
|
/* Store the new rate for further references */
|
|
|
|
|
pc->clk_rate = clk_get_rate(pc->clk);
|
|
|
|
|
}
|
|
|
|
|
|
2017-04-13 08:10:27 -06:00
|
|
|
|
rate = pc->clk_rate >> PWM_DUTY_WIDTH;
|
2011-12-20 23:47:07 -07:00
|
|
|
|
|
2017-04-07 03:34:00 -06:00
|
|
|
|
/* Consider precision in PWM_SCALE_WIDTH rate calculation */
|
2017-04-12 10:29:23 -06:00
|
|
|
|
hz = DIV_ROUND_CLOSEST_ULL(100ULL * NSEC_PER_SEC, period_ns);
|
|
|
|
|
rate = DIV_ROUND_CLOSEST_ULL(100ULL * rate, hz);
|
2011-12-20 23:47:07 -07:00
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Since the actual PWM divider is the register's frequency divider
|
2020-05-31 23:20:36 -06:00
|
|
|
|
* field plus 1, we need to decrement to get the correct value to
|
2011-12-20 23:47:07 -07:00
|
|
|
|
* write to the register.
|
|
|
|
|
*/
|
|
|
|
|
if (rate > 0)
|
|
|
|
|
rate--;
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Make sure that the rate will fit in the register's frequency
|
|
|
|
|
* divider field.
|
|
|
|
|
*/
|
|
|
|
|
if (rate >> PWM_SCALE_WIDTH)
|
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
|
|
val |= rate << PWM_SCALE_SHIFT;
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* If the PWM channel is disabled, make sure to turn on the clock
|
|
|
|
|
* before writing the register. Otherwise, keep it enabled.
|
|
|
|
|
*/
|
2015-07-01 02:21:47 -06:00
|
|
|
|
if (!pwm_is_enabled(pwm)) {
|
2011-12-20 23:47:07 -07:00
|
|
|
|
err = clk_prepare_enable(pc->clk);
|
|
|
|
|
if (err < 0)
|
|
|
|
|
return err;
|
|
|
|
|
} else
|
|
|
|
|
val |= PWM_ENABLE;
|
|
|
|
|
|
|
|
|
|
pwm_writel(pc, pwm->hwpwm, val);
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* If the PWM is not enabled, turn the clock off again to save power.
|
|
|
|
|
*/
|
2015-07-01 02:21:47 -06:00
|
|
|
|
if (!pwm_is_enabled(pwm))
|
2011-12-20 23:47:07 -07:00
|
|
|
|
clk_disable_unprepare(pc->clk);
|
|
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static int tegra_pwm_enable(struct pwm_chip *chip, struct pwm_device *pwm)
|
|
|
|
|
{
|
|
|
|
|
struct tegra_pwm_chip *pc = to_tegra_pwm_chip(chip);
|
|
|
|
|
int rc = 0;
|
|
|
|
|
u32 val;
|
|
|
|
|
|
|
|
|
|
rc = clk_prepare_enable(pc->clk);
|
|
|
|
|
if (rc < 0)
|
|
|
|
|
return rc;
|
|
|
|
|
|
|
|
|
|
val = pwm_readl(pc, pwm->hwpwm);
|
|
|
|
|
val |= PWM_ENABLE;
|
|
|
|
|
pwm_writel(pc, pwm->hwpwm, val);
|
|
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void tegra_pwm_disable(struct pwm_chip *chip, struct pwm_device *pwm)
|
|
|
|
|
{
|
|
|
|
|
struct tegra_pwm_chip *pc = to_tegra_pwm_chip(chip);
|
|
|
|
|
u32 val;
|
|
|
|
|
|
|
|
|
|
val = pwm_readl(pc, pwm->hwpwm);
|
|
|
|
|
val &= ~PWM_ENABLE;
|
|
|
|
|
pwm_writel(pc, pwm->hwpwm, val);
|
|
|
|
|
|
|
|
|
|
clk_disable_unprepare(pc->clk);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static const struct pwm_ops tegra_pwm_ops = {
|
|
|
|
|
.config = tegra_pwm_config,
|
|
|
|
|
.enable = tegra_pwm_enable,
|
|
|
|
|
.disable = tegra_pwm_disable,
|
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static int tegra_pwm_probe(struct platform_device *pdev)
|
|
|
|
|
{
|
|
|
|
|
struct tegra_pwm_chip *pwm;
|
|
|
|
|
struct resource *r;
|
|
|
|
|
int ret;
|
|
|
|
|
|
|
|
|
|
pwm = devm_kzalloc(&pdev->dev, sizeof(*pwm), GFP_KERNEL);
|
2014-04-23 03:41:10 -06:00
|
|
|
|
if (!pwm)
|
2011-12-20 23:47:07 -07:00
|
|
|
|
return -ENOMEM;
|
|
|
|
|
|
2016-06-22 05:47:23 -06:00
|
|
|
|
pwm->soc = of_device_get_match_data(&pdev->dev);
|
2011-12-20 23:47:07 -07:00
|
|
|
|
pwm->dev = &pdev->dev;
|
|
|
|
|
|
|
|
|
|
r = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
2016-07-11 03:27:29 -06:00
|
|
|
|
pwm->regs = devm_ioremap_resource(&pdev->dev, r);
|
|
|
|
|
if (IS_ERR(pwm->regs))
|
|
|
|
|
return PTR_ERR(pwm->regs);
|
2011-12-20 23:47:07 -07:00
|
|
|
|
|
|
|
|
|
platform_set_drvdata(pdev, pwm);
|
|
|
|
|
|
2012-06-30 23:00:51 -06:00
|
|
|
|
pwm->clk = devm_clk_get(&pdev->dev, NULL);
|
2011-12-20 23:47:07 -07:00
|
|
|
|
if (IS_ERR(pwm->clk))
|
|
|
|
|
return PTR_ERR(pwm->clk);
|
|
|
|
|
|
2017-05-02 08:05:37 -06:00
|
|
|
|
/* Set maximum frequency of the IP */
|
|
|
|
|
ret = clk_set_rate(pwm->clk, pwm->soc->max_frequency);
|
|
|
|
|
if (ret < 0) {
|
|
|
|
|
dev_err(&pdev->dev, "Failed to set max frequency: %d\n", ret);
|
|
|
|
|
return ret;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* The requested and configured frequency may differ due to
|
|
|
|
|
* clock register resolutions. Get the configured frequency
|
|
|
|
|
* so that PWM period can be calculated more accurately.
|
|
|
|
|
*/
|
2017-04-13 08:10:27 -06:00
|
|
|
|
pwm->clk_rate = clk_get_rate(pwm->clk);
|
|
|
|
|
|
2020-05-31 23:20:36 -06:00
|
|
|
|
/* Set minimum limit of PWM period for the IP */
|
|
|
|
|
pwm->min_period_ns =
|
|
|
|
|
(NSEC_PER_SEC / (pwm->soc->max_frequency >> PWM_DUTY_WIDTH)) + 1;
|
|
|
|
|
|
2017-07-19 09:26:14 -06:00
|
|
|
|
pwm->rst = devm_reset_control_get_exclusive(&pdev->dev, "pwm");
|
2016-06-22 05:47:19 -06:00
|
|
|
|
if (IS_ERR(pwm->rst)) {
|
|
|
|
|
ret = PTR_ERR(pwm->rst);
|
|
|
|
|
dev_err(&pdev->dev, "Reset control is not found: %d\n", ret);
|
|
|
|
|
return ret;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
reset_control_deassert(pwm->rst);
|
|
|
|
|
|
2011-12-20 23:47:07 -07:00
|
|
|
|
pwm->chip.dev = &pdev->dev;
|
|
|
|
|
pwm->chip.ops = &tegra_pwm_ops;
|
|
|
|
|
pwm->chip.base = -1;
|
2016-06-22 05:47:23 -06:00
|
|
|
|
pwm->chip.npwm = pwm->soc->num_channels;
|
2011-12-20 23:47:07 -07:00
|
|
|
|
|
|
|
|
|
ret = pwmchip_add(&pwm->chip);
|
|
|
|
|
if (ret < 0) {
|
|
|
|
|
dev_err(&pdev->dev, "pwmchip_add() failed: %d\n", ret);
|
2016-06-22 05:47:19 -06:00
|
|
|
|
reset_control_assert(pwm->rst);
|
2011-12-20 23:47:07 -07:00
|
|
|
|
return ret;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
2012-11-19 11:26:09 -07:00
|
|
|
|
static int tegra_pwm_remove(struct platform_device *pdev)
|
2011-12-20 23:47:07 -07:00
|
|
|
|
{
|
|
|
|
|
struct tegra_pwm_chip *pc = platform_get_drvdata(pdev);
|
2016-07-11 03:08:29 -06:00
|
|
|
|
unsigned int i;
|
2016-06-22 05:47:19 -06:00
|
|
|
|
int err;
|
2011-12-20 23:47:07 -07:00
|
|
|
|
|
|
|
|
|
if (WARN_ON(!pc))
|
|
|
|
|
return -ENODEV;
|
|
|
|
|
|
2016-06-22 05:47:19 -06:00
|
|
|
|
err = clk_prepare_enable(pc->clk);
|
|
|
|
|
if (err < 0)
|
|
|
|
|
return err;
|
|
|
|
|
|
2016-07-11 03:08:29 -06:00
|
|
|
|
for (i = 0; i < pc->chip.npwm; i++) {
|
2011-12-20 23:47:07 -07:00
|
|
|
|
struct pwm_device *pwm = &pc->chip.pwms[i];
|
|
|
|
|
|
2015-07-01 02:21:47 -06:00
|
|
|
|
if (!pwm_is_enabled(pwm))
|
2011-12-20 23:47:07 -07:00
|
|
|
|
if (clk_prepare_enable(pc->clk) < 0)
|
|
|
|
|
continue;
|
|
|
|
|
|
|
|
|
|
pwm_writel(pc, i, 0);
|
|
|
|
|
|
|
|
|
|
clk_disable_unprepare(pc->clk);
|
|
|
|
|
}
|
|
|
|
|
|
2016-06-22 05:47:19 -06:00
|
|
|
|
reset_control_assert(pc->rst);
|
|
|
|
|
clk_disable_unprepare(pc->clk);
|
|
|
|
|
|
2012-06-30 23:00:51 -06:00
|
|
|
|
return pwmchip_remove(&pc->chip);
|
2011-12-20 23:47:07 -07:00
|
|
|
|
}
|
|
|
|
|
|
2017-04-07 03:34:02 -06:00
|
|
|
|
#ifdef CONFIG_PM_SLEEP
|
|
|
|
|
static int tegra_pwm_suspend(struct device *dev)
|
|
|
|
|
{
|
|
|
|
|
return pinctrl_pm_select_sleep_state(dev);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static int tegra_pwm_resume(struct device *dev)
|
|
|
|
|
{
|
|
|
|
|
return pinctrl_pm_select_default_state(dev);
|
|
|
|
|
}
|
|
|
|
|
#endif
|
|
|
|
|
|
2016-06-22 05:47:23 -06:00
|
|
|
|
static const struct tegra_pwm_soc tegra20_pwm_soc = {
|
|
|
|
|
.num_channels = 4,
|
2017-05-02 08:05:37 -06:00
|
|
|
|
.max_frequency = 48000000UL,
|
2016-06-22 05:47:23 -06:00
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static const struct tegra_pwm_soc tegra186_pwm_soc = {
|
|
|
|
|
.num_channels = 1,
|
2017-05-02 08:05:37 -06:00
|
|
|
|
.max_frequency = 102000000UL,
|
2016-06-22 05:47:23 -06:00
|
|
|
|
};
|
|
|
|
|
|
2020-03-05 04:27:33 -07:00
|
|
|
|
static const struct tegra_pwm_soc tegra194_pwm_soc = {
|
|
|
|
|
.num_channels = 1,
|
|
|
|
|
.max_frequency = 408000000UL,
|
|
|
|
|
};
|
|
|
|
|
|
2013-04-18 02:04:14 -06:00
|
|
|
|
static const struct of_device_id tegra_pwm_of_match[] = {
|
2016-06-22 05:47:23 -06:00
|
|
|
|
{ .compatible = "nvidia,tegra20-pwm", .data = &tegra20_pwm_soc },
|
|
|
|
|
{ .compatible = "nvidia,tegra186-pwm", .data = &tegra186_pwm_soc },
|
2020-03-05 04:27:33 -07:00
|
|
|
|
{ .compatible = "nvidia,tegra194-pwm", .data = &tegra194_pwm_soc },
|
2011-12-21 00:04:13 -07:00
|
|
|
|
{ }
|
|
|
|
|
};
|
|
|
|
|
MODULE_DEVICE_TABLE(of, tegra_pwm_of_match);
|
|
|
|
|
|
2017-04-07 03:34:02 -06:00
|
|
|
|
static const struct dev_pm_ops tegra_pwm_pm_ops = {
|
|
|
|
|
SET_SYSTEM_SLEEP_PM_OPS(tegra_pwm_suspend, tegra_pwm_resume)
|
|
|
|
|
};
|
|
|
|
|
|
2011-12-20 23:47:07 -07:00
|
|
|
|
static struct platform_driver tegra_pwm_driver = {
|
|
|
|
|
.driver = {
|
|
|
|
|
.name = "tegra-pwm",
|
2013-02-15 15:02:22 -07:00
|
|
|
|
.of_match_table = tegra_pwm_of_match,
|
2017-04-07 03:34:02 -06:00
|
|
|
|
.pm = &tegra_pwm_pm_ops,
|
2011-12-20 23:47:07 -07:00
|
|
|
|
},
|
|
|
|
|
.probe = tegra_pwm_probe,
|
2012-11-19 11:21:28 -07:00
|
|
|
|
.remove = tegra_pwm_remove,
|
2011-12-20 23:47:07 -07:00
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
module_platform_driver(tegra_pwm_driver);
|
|
|
|
|
|
|
|
|
|
MODULE_LICENSE("GPL");
|
2020-05-31 23:20:36 -06:00
|
|
|
|
MODULE_AUTHOR("Sandipan Patra <spatra@nvidia.com>");
|
|
|
|
|
MODULE_DESCRIPTION("Tegra PWM controller driver");
|
2011-12-20 23:47:07 -07:00
|
|
|
|
MODULE_ALIAS("platform:tegra-pwm");
|