License cleanup: add SPDX GPL-2.0 license identifier to files with no license
Many source files in the tree are missing licensing information, which
makes it harder for compliance tools to determine the correct license.
By default all files without license information are under the default
license of the kernel, which is GPL version 2.
Update the files which contain no license information with the 'GPL-2.0'
SPDX license identifier. The SPDX identifier is a legally binding
shorthand, which can be used instead of the full boiler plate text.
This patch is based on work done by Thomas Gleixner and Kate Stewart and
Philippe Ombredanne.
How this work was done:
Patches were generated and checked against linux-4.14-rc6 for a subset of
the use cases:
- file had no licensing information it it.
- file was a */uapi/* one with no licensing information in it,
- file was a */uapi/* one with existing licensing information,
Further patches will be generated in subsequent months to fix up cases
where non-standard license headers were used, and references to license
had to be inferred by heuristics based on keywords.
The analysis to determine which SPDX License Identifier to be applied to
a file was done in a spreadsheet of side by side results from of the
output of two independent scanners (ScanCode & Windriver) producing SPDX
tag:value files created by Philippe Ombredanne. Philippe prepared the
base worksheet, and did an initial spot review of a few 1000 files.
The 4.13 kernel was the starting point of the analysis with 60,537 files
assessed. Kate Stewart did a file by file comparison of the scanner
results in the spreadsheet to determine which SPDX license identifier(s)
to be applied to the file. She confirmed any determination that was not
immediately clear with lawyers working with the Linux Foundation.
Criteria used to select files for SPDX license identifier tagging was:
- Files considered eligible had to be source code files.
- Make and config files were included as candidates if they contained >5
lines of source
- File already had some variant of a license header in it (even if <5
lines).
All documentation files were explicitly excluded.
The following heuristics were used to determine which SPDX license
identifiers to apply.
- when both scanners couldn't find any license traces, file was
considered to have no license information in it, and the top level
COPYING file license applied.
For non */uapi/* files that summary was:
SPDX license identifier # files
---------------------------------------------------|-------
GPL-2.0 11139
and resulted in the first patch in this series.
If that file was a */uapi/* path one, it was "GPL-2.0 WITH
Linux-syscall-note" otherwise it was "GPL-2.0". Results of that was:
SPDX license identifier # files
---------------------------------------------------|-------
GPL-2.0 WITH Linux-syscall-note 930
and resulted in the second patch in this series.
- if a file had some form of licensing information in it, and was one
of the */uapi/* ones, it was denoted with the Linux-syscall-note if
any GPL family license was found in the file or had no licensing in
it (per prior point). Results summary:
SPDX license identifier # files
---------------------------------------------------|------
GPL-2.0 WITH Linux-syscall-note 270
GPL-2.0+ WITH Linux-syscall-note 169
((GPL-2.0 WITH Linux-syscall-note) OR BSD-2-Clause) 21
((GPL-2.0 WITH Linux-syscall-note) OR BSD-3-Clause) 17
LGPL-2.1+ WITH Linux-syscall-note 15
GPL-1.0+ WITH Linux-syscall-note 14
((GPL-2.0+ WITH Linux-syscall-note) OR BSD-3-Clause) 5
LGPL-2.0+ WITH Linux-syscall-note 4
LGPL-2.1 WITH Linux-syscall-note 3
((GPL-2.0 WITH Linux-syscall-note) OR MIT) 3
((GPL-2.0 WITH Linux-syscall-note) AND MIT) 1
and that resulted in the third patch in this series.
- when the two scanners agreed on the detected license(s), that became
the concluded license(s).
- when there was disagreement between the two scanners (one detected a
license but the other didn't, or they both detected different
licenses) a manual inspection of the file occurred.
- In most cases a manual inspection of the information in the file
resulted in a clear resolution of the license that should apply (and
which scanner probably needed to revisit its heuristics).
- When it was not immediately clear, the license identifier was
confirmed with lawyers working with the Linux Foundation.
- If there was any question as to the appropriate license identifier,
the file was flagged for further research and to be revisited later
in time.
In total, over 70 hours of logged manual review was done on the
spreadsheet to determine the SPDX license identifiers to apply to the
source files by Kate, Philippe, Thomas and, in some cases, confirmation
by lawyers working with the Linux Foundation.
Kate also obtained a third independent scan of the 4.13 code base from
FOSSology, and compared selected files where the other two scanners
disagreed against that SPDX file, to see if there was new insights. The
Windriver scanner is based on an older version of FOSSology in part, so
they are related.
Thomas did random spot checks in about 500 files from the spreadsheets
for the uapi headers and agreed with SPDX license identifier in the
files he inspected. For the non-uapi files Thomas did random spot checks
in about 15000 files.
In initial set of patches against 4.14-rc6, 3 files were found to have
copy/paste license identifier errors, and have been fixed to reflect the
correct identifier.
Additionally Philippe spent 10 hours this week doing a detailed manual
inspection and review of the 12,461 patched files from the initial patch
version early this week with:
- a full scancode scan run, collecting the matched texts, detected
license ids and scores
- reviewing anything where there was a license detected (about 500+
files) to ensure that the applied SPDX license was correct
- reviewing anything where there was no detection but the patch license
was not GPL-2.0 WITH Linux-syscall-note to ensure that the applied
SPDX license was correct
This produced a worksheet with 20 files needing minor correction. This
worksheet was then exported into 3 different .csv files for the
different types of files to be modified.
These .csv files were then reviewed by Greg. Thomas wrote a script to
parse the csv files and add the proper SPDX tag to the file, in the
format that the file expected. This script was further refined by Greg
based on the output to detect more types of files automatically and to
distinguish between header and source .c files (which need different
comment types.) Finally Greg ran the script using the .csv files to
generate the patches.
Reviewed-by: Kate Stewart <kstewart@linuxfoundation.org>
Reviewed-by: Philippe Ombredanne <pombredanne@nexb.com>
Reviewed-by: Thomas Gleixner <tglx@linutronix.de>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
2017-11-01 08:07:57 -06:00
|
|
|
// SPDX-License-Identifier: GPL-2.0
|
2005-04-16 16:20:36 -06:00
|
|
|
/*
|
|
|
|
|
* linux/arch/alpha/kernel/sys_sable.c
|
|
|
|
|
*
|
|
|
|
|
* Copyright (C) 1995 David A Rusling
|
|
|
|
|
* Copyright (C) 1996 Jay A Estabrook
|
|
|
|
|
* Copyright (C) 1998, 1999 Richard Henderson
|
|
|
|
|
*
|
|
|
|
|
* Code supporting the Sable, Sable-Gamma, and Lynx systems.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
|
#include <linux/types.h>
|
|
|
|
|
#include <linux/mm.h>
|
|
|
|
|
#include <linux/sched.h>
|
|
|
|
|
#include <linux/pci.h>
|
|
|
|
|
#include <linux/init.h>
|
|
|
|
|
|
|
|
|
|
#include <asm/ptrace.h>
|
|
|
|
|
#include <asm/dma.h>
|
|
|
|
|
#include <asm/irq.h>
|
|
|
|
|
#include <asm/mmu_context.h>
|
|
|
|
|
#include <asm/io.h>
|
|
|
|
|
#include <asm/core_t2.h>
|
|
|
|
|
#include <asm/tlbflush.h>
|
|
|
|
|
|
|
|
|
|
#include "proto.h"
|
|
|
|
|
#include "irq_impl.h"
|
|
|
|
|
#include "pci_impl.h"
|
|
|
|
|
#include "machvec_impl.h"
|
|
|
|
|
|
|
|
|
|
DEFINE_SPINLOCK(sable_lynx_irq_lock);
|
|
|
|
|
|
|
|
|
|
typedef struct irq_swizzle_struct
|
|
|
|
|
{
|
|
|
|
|
char irq_to_mask[64];
|
|
|
|
|
char mask_to_irq[64];
|
|
|
|
|
|
|
|
|
|
/* Note mask bit is true for DISABLED irqs. */
|
|
|
|
|
unsigned long shadow_mask;
|
|
|
|
|
|
|
|
|
|
void (*update_irq_hw)(unsigned long bit, unsigned long mask);
|
|
|
|
|
void (*ack_irq_hw)(unsigned long bit);
|
|
|
|
|
|
|
|
|
|
} irq_swizzle_t;
|
|
|
|
|
|
|
|
|
|
static irq_swizzle_t *sable_lynx_irq_swizzle;
|
|
|
|
|
|
2008-10-16 07:33:18 -06:00
|
|
|
static void sable_lynx_init_irq(int nr_of_irqs);
|
2005-04-16 16:20:36 -06:00
|
|
|
|
|
|
|
|
#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_SABLE)
|
|
|
|
|
|
|
|
|
|
/***********************************************************************/
|
|
|
|
|
/*
|
|
|
|
|
* For SABLE, which is really baroque, we manage 40 IRQ's, but the
|
|
|
|
|
* hardware really only supports 24, not via normal ISA PIC,
|
|
|
|
|
* but cascaded custom 8259's, etc.
|
|
|
|
|
* 0-7 (char at 536)
|
|
|
|
|
* 8-15 (char at 53a)
|
|
|
|
|
* 16-23 (char at 53c)
|
|
|
|
|
*
|
|
|
|
|
* Summary Registers (536/53a/53c):
|
|
|
|
|
*
|
|
|
|
|
* Bit Meaning Kernel IRQ
|
|
|
|
|
*------------------------------------------
|
|
|
|
|
* 0 PCI slot 0 34
|
|
|
|
|
* 1 NCR810 (builtin) 33
|
|
|
|
|
* 2 TULIP (builtin) 32
|
|
|
|
|
* 3 mouse 12
|
|
|
|
|
* 4 PCI slot 1 35
|
|
|
|
|
* 5 PCI slot 2 36
|
|
|
|
|
* 6 keyboard 1
|
|
|
|
|
* 7 floppy 6
|
|
|
|
|
* 8 COM2 3
|
|
|
|
|
* 9 parallel port 7
|
|
|
|
|
*10 EISA irq 3 -
|
|
|
|
|
*11 EISA irq 4 -
|
|
|
|
|
*12 EISA irq 5 5
|
|
|
|
|
*13 EISA irq 6 -
|
|
|
|
|
*14 EISA irq 7 -
|
|
|
|
|
*15 COM1 4
|
|
|
|
|
*16 EISA irq 9 9
|
|
|
|
|
*17 EISA irq 10 10
|
|
|
|
|
*18 EISA irq 11 11
|
|
|
|
|
*19 EISA irq 12 -
|
|
|
|
|
*20 EISA irq 13 -
|
|
|
|
|
*21 EISA irq 14 14
|
|
|
|
|
*22 NC 15
|
|
|
|
|
*23 IIC -
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
static void
|
|
|
|
|
sable_update_irq_hw(unsigned long bit, unsigned long mask)
|
|
|
|
|
{
|
|
|
|
|
int port = 0x537;
|
|
|
|
|
|
|
|
|
|
if (bit >= 16) {
|
|
|
|
|
port = 0x53d;
|
|
|
|
|
mask >>= 16;
|
|
|
|
|
} else if (bit >= 8) {
|
|
|
|
|
port = 0x53b;
|
|
|
|
|
mask >>= 8;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
outb(mask, port);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
|
|
|
|
sable_ack_irq_hw(unsigned long bit)
|
|
|
|
|
{
|
|
|
|
|
int port, val1, val2;
|
|
|
|
|
|
|
|
|
|
if (bit >= 16) {
|
|
|
|
|
port = 0x53c;
|
|
|
|
|
val1 = 0xE0 | (bit - 16);
|
|
|
|
|
val2 = 0xE0 | 4;
|
|
|
|
|
} else if (bit >= 8) {
|
|
|
|
|
port = 0x53a;
|
|
|
|
|
val1 = 0xE0 | (bit - 8);
|
|
|
|
|
val2 = 0xE0 | 3;
|
|
|
|
|
} else {
|
|
|
|
|
port = 0x536;
|
|
|
|
|
val1 = 0xE0 | (bit - 0);
|
|
|
|
|
val2 = 0xE0 | 1;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
outb(val1, port); /* ack the slave */
|
|
|
|
|
outb(val2, 0x534); /* ack the master */
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static irq_swizzle_t sable_irq_swizzle = {
|
|
|
|
|
{
|
|
|
|
|
-1, 6, -1, 8, 15, 12, 7, 9, /* pseudo PIC 0-7 */
|
|
|
|
|
-1, 16, 17, 18, 3, -1, 21, 22, /* pseudo PIC 8-15 */
|
|
|
|
|
-1, -1, -1, -1, -1, -1, -1, -1, /* pseudo EISA 0-7 */
|
|
|
|
|
-1, -1, -1, -1, -1, -1, -1, -1, /* pseudo EISA 8-15 */
|
|
|
|
|
2, 1, 0, 4, 5, -1, -1, -1, /* pseudo PCI */
|
|
|
|
|
-1, -1, -1, -1, -1, -1, -1, -1, /* */
|
|
|
|
|
-1, -1, -1, -1, -1, -1, -1, -1, /* */
|
|
|
|
|
-1, -1, -1, -1, -1, -1, -1, -1 /* */
|
|
|
|
|
},
|
|
|
|
|
{
|
|
|
|
|
34, 33, 32, 12, 35, 36, 1, 6, /* mask 0-7 */
|
|
|
|
|
3, 7, -1, -1, 5, -1, -1, 4, /* mask 8-15 */
|
|
|
|
|
9, 10, 11, -1, -1, 14, 15, -1, /* mask 16-23 */
|
|
|
|
|
-1, -1, -1, -1, -1, -1, -1, -1, /* */
|
|
|
|
|
-1, -1, -1, -1, -1, -1, -1, -1, /* */
|
|
|
|
|
-1, -1, -1, -1, -1, -1, -1, -1, /* */
|
|
|
|
|
-1, -1, -1, -1, -1, -1, -1, -1, /* */
|
|
|
|
|
-1, -1, -1, -1, -1, -1, -1, -1 /* */
|
|
|
|
|
},
|
|
|
|
|
-1,
|
|
|
|
|
sable_update_irq_hw,
|
|
|
|
|
sable_ack_irq_hw
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static void __init
|
|
|
|
|
sable_init_irq(void)
|
|
|
|
|
{
|
|
|
|
|
outb(-1, 0x537); /* slave 0 */
|
|
|
|
|
outb(-1, 0x53b); /* slave 1 */
|
|
|
|
|
outb(-1, 0x53d); /* slave 2 */
|
|
|
|
|
outb(0x44, 0x535); /* enable cascades in master */
|
|
|
|
|
|
|
|
|
|
sable_lynx_irq_swizzle = &sable_irq_swizzle;
|
|
|
|
|
sable_lynx_init_irq(40);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* PCI Fixup configuration for ALPHA SABLE (2100).
|
|
|
|
|
*
|
|
|
|
|
* The device to slot mapping looks like:
|
|
|
|
|
*
|
|
|
|
|
* Slot Device
|
|
|
|
|
* 0 TULIP
|
|
|
|
|
* 1 SCSI
|
|
|
|
|
* 2 PCI-EISA bridge
|
|
|
|
|
* 3 none
|
|
|
|
|
* 4 none
|
|
|
|
|
* 5 none
|
|
|
|
|
* 6 PCI on board slot 0
|
|
|
|
|
* 7 PCI on board slot 1
|
|
|
|
|
* 8 PCI on board slot 2
|
|
|
|
|
*
|
|
|
|
|
*
|
|
|
|
|
* This two layered interrupt approach means that we allocate IRQ 16 and
|
|
|
|
|
* above for PCI interrupts. The IRQ relates to which bit the interrupt
|
|
|
|
|
* comes in on. This makes interrupt processing much easier.
|
|
|
|
|
*/
|
|
|
|
|
/*
|
|
|
|
|
* NOTE: the IRQ assignments below are arbitrary, but need to be consistent
|
|
|
|
|
* with the values in the irq swizzling tables above.
|
|
|
|
|
*/
|
|
|
|
|
|
2017-10-26 08:54:15 -06:00
|
|
|
static int
|
2011-06-10 08:30:21 -06:00
|
|
|
sable_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)
|
2005-04-16 16:20:36 -06:00
|
|
|
{
|
2017-10-26 08:54:15 -06:00
|
|
|
static char irq_tab[9][5] = {
|
2005-04-16 16:20:36 -06:00
|
|
|
/*INT INTA INTB INTC INTD */
|
|
|
|
|
{ 32+0, 32+0, 32+0, 32+0, 32+0}, /* IdSel 0, TULIP */
|
|
|
|
|
{ 32+1, 32+1, 32+1, 32+1, 32+1}, /* IdSel 1, SCSI */
|
|
|
|
|
{ -1, -1, -1, -1, -1}, /* IdSel 2, SIO */
|
|
|
|
|
{ -1, -1, -1, -1, -1}, /* IdSel 3, none */
|
|
|
|
|
{ -1, -1, -1, -1, -1}, /* IdSel 4, none */
|
|
|
|
|
{ -1, -1, -1, -1, -1}, /* IdSel 5, none */
|
|
|
|
|
{ 32+2, 32+2, 32+2, 32+2, 32+2}, /* IdSel 6, slot 0 */
|
|
|
|
|
{ 32+3, 32+3, 32+3, 32+3, 32+3}, /* IdSel 7, slot 1 */
|
|
|
|
|
{ 32+4, 32+4, 32+4, 32+4, 32+4} /* IdSel 8, slot 2 */
|
|
|
|
|
};
|
|
|
|
|
long min_idsel = 0, max_idsel = 8, irqs_per_slot = 5;
|
|
|
|
|
return COMMON_TABLE_LOOKUP;
|
|
|
|
|
}
|
|
|
|
|
#endif /* defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_SABLE) */
|
|
|
|
|
|
|
|
|
|
#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_LYNX)
|
|
|
|
|
|
|
|
|
|
/***********************************************************************/
|
|
|
|
|
/* LYNX hardware specifics
|
|
|
|
|
*/
|
|
|
|
|
/*
|
|
|
|
|
* For LYNX, which is also baroque, we manage 64 IRQs, via a custom IC.
|
|
|
|
|
*
|
|
|
|
|
* Bit Meaning Kernel IRQ
|
|
|
|
|
*------------------------------------------
|
|
|
|
|
* 0
|
|
|
|
|
* 1
|
|
|
|
|
* 2
|
|
|
|
|
* 3 mouse 12
|
|
|
|
|
* 4
|
|
|
|
|
* 5
|
|
|
|
|
* 6 keyboard 1
|
|
|
|
|
* 7 floppy 6
|
|
|
|
|
* 8 COM2 3
|
|
|
|
|
* 9 parallel port 7
|
|
|
|
|
*10 EISA irq 3 -
|
|
|
|
|
*11 EISA irq 4 -
|
|
|
|
|
*12 EISA irq 5 5
|
|
|
|
|
*13 EISA irq 6 -
|
|
|
|
|
*14 EISA irq 7 -
|
|
|
|
|
*15 COM1 4
|
|
|
|
|
*16 EISA irq 9 9
|
|
|
|
|
*17 EISA irq 10 10
|
|
|
|
|
*18 EISA irq 11 11
|
|
|
|
|
*19 EISA irq 12 -
|
|
|
|
|
*20
|
|
|
|
|
*21 EISA irq 14 14
|
|
|
|
|
*22 EISA irq 15 15
|
|
|
|
|
*23 IIC -
|
|
|
|
|
*24 VGA (builtin) -
|
|
|
|
|
*25
|
|
|
|
|
*26
|
|
|
|
|
*27
|
|
|
|
|
*28 NCR810 (builtin) 28
|
|
|
|
|
*29
|
|
|
|
|
*30
|
|
|
|
|
*31
|
|
|
|
|
*32 PCI 0 slot 4 A primary bus 32
|
|
|
|
|
*33 PCI 0 slot 4 B primary bus 33
|
|
|
|
|
*34 PCI 0 slot 4 C primary bus 34
|
|
|
|
|
*35 PCI 0 slot 4 D primary bus
|
|
|
|
|
*36 PCI 0 slot 5 A primary bus
|
|
|
|
|
*37 PCI 0 slot 5 B primary bus
|
|
|
|
|
*38 PCI 0 slot 5 C primary bus
|
|
|
|
|
*39 PCI 0 slot 5 D primary bus
|
|
|
|
|
*40 PCI 0 slot 6 A primary bus
|
|
|
|
|
*41 PCI 0 slot 6 B primary bus
|
|
|
|
|
*42 PCI 0 slot 6 C primary bus
|
|
|
|
|
*43 PCI 0 slot 6 D primary bus
|
|
|
|
|
*44 PCI 0 slot 7 A primary bus
|
|
|
|
|
*45 PCI 0 slot 7 B primary bus
|
|
|
|
|
*46 PCI 0 slot 7 C primary bus
|
|
|
|
|
*47 PCI 0 slot 7 D primary bus
|
|
|
|
|
*48 PCI 0 slot 0 A secondary bus
|
|
|
|
|
*49 PCI 0 slot 0 B secondary bus
|
|
|
|
|
*50 PCI 0 slot 0 C secondary bus
|
|
|
|
|
*51 PCI 0 slot 0 D secondary bus
|
|
|
|
|
*52 PCI 0 slot 1 A secondary bus
|
|
|
|
|
*53 PCI 0 slot 1 B secondary bus
|
|
|
|
|
*54 PCI 0 slot 1 C secondary bus
|
|
|
|
|
*55 PCI 0 slot 1 D secondary bus
|
|
|
|
|
*56 PCI 0 slot 2 A secondary bus
|
|
|
|
|
*57 PCI 0 slot 2 B secondary bus
|
|
|
|
|
*58 PCI 0 slot 2 C secondary bus
|
|
|
|
|
*59 PCI 0 slot 2 D secondary bus
|
|
|
|
|
*60 PCI 0 slot 3 A secondary bus
|
|
|
|
|
*61 PCI 0 slot 3 B secondary bus
|
|
|
|
|
*62 PCI 0 slot 3 C secondary bus
|
|
|
|
|
*63 PCI 0 slot 3 D secondary bus
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
static void
|
|
|
|
|
lynx_update_irq_hw(unsigned long bit, unsigned long mask)
|
|
|
|
|
{
|
|
|
|
|
/*
|
|
|
|
|
* Write the AIR register on the T3/T4 with the
|
|
|
|
|
* address of the IC mask register (offset 0x40)
|
|
|
|
|
*/
|
|
|
|
|
*(vulp)T2_AIR = 0x40;
|
|
|
|
|
mb();
|
|
|
|
|
*(vulp)T2_AIR; /* re-read to force write */
|
|
|
|
|
mb();
|
|
|
|
|
*(vulp)T2_DIR = mask;
|
|
|
|
|
mb();
|
|
|
|
|
mb();
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
|
|
|
|
lynx_ack_irq_hw(unsigned long bit)
|
|
|
|
|
{
|
|
|
|
|
*(vulp)T2_VAR = (u_long) bit;
|
|
|
|
|
mb();
|
|
|
|
|
mb();
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static irq_swizzle_t lynx_irq_swizzle = {
|
|
|
|
|
{ /* irq_to_mask */
|
|
|
|
|
-1, 6, -1, 8, 15, 12, 7, 9, /* pseudo PIC 0-7 */
|
|
|
|
|
-1, 16, 17, 18, 3, -1, 21, 22, /* pseudo PIC 8-15 */
|
|
|
|
|
-1, -1, -1, -1, -1, -1, -1, -1, /* pseudo */
|
|
|
|
|
-1, -1, -1, -1, 28, -1, -1, -1, /* pseudo */
|
|
|
|
|
32, 33, 34, 35, 36, 37, 38, 39, /* mask 32-39 */
|
|
|
|
|
40, 41, 42, 43, 44, 45, 46, 47, /* mask 40-47 */
|
|
|
|
|
48, 49, 50, 51, 52, 53, 54, 55, /* mask 48-55 */
|
|
|
|
|
56, 57, 58, 59, 60, 61, 62, 63 /* mask 56-63 */
|
|
|
|
|
},
|
|
|
|
|
{ /* mask_to_irq */
|
|
|
|
|
-1, -1, -1, 12, -1, -1, 1, 6, /* mask 0-7 */
|
|
|
|
|
3, 7, -1, -1, 5, -1, -1, 4, /* mask 8-15 */
|
|
|
|
|
9, 10, 11, -1, -1, 14, 15, -1, /* mask 16-23 */
|
|
|
|
|
-1, -1, -1, -1, 28, -1, -1, -1, /* mask 24-31 */
|
|
|
|
|
32, 33, 34, 35, 36, 37, 38, 39, /* mask 32-39 */
|
|
|
|
|
40, 41, 42, 43, 44, 45, 46, 47, /* mask 40-47 */
|
|
|
|
|
48, 49, 50, 51, 52, 53, 54, 55, /* mask 48-55 */
|
|
|
|
|
56, 57, 58, 59, 60, 61, 62, 63 /* mask 56-63 */
|
|
|
|
|
},
|
|
|
|
|
-1,
|
|
|
|
|
lynx_update_irq_hw,
|
|
|
|
|
lynx_ack_irq_hw
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static void __init
|
|
|
|
|
lynx_init_irq(void)
|
|
|
|
|
{
|
|
|
|
|
sable_lynx_irq_swizzle = &lynx_irq_swizzle;
|
|
|
|
|
sable_lynx_init_irq(64);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* PCI Fixup configuration for ALPHA LYNX (2100A)
|
|
|
|
|
*
|
|
|
|
|
* The device to slot mapping looks like:
|
|
|
|
|
*
|
|
|
|
|
* Slot Device
|
|
|
|
|
* 0 none
|
|
|
|
|
* 1 none
|
|
|
|
|
* 2 PCI-EISA bridge
|
|
|
|
|
* 3 PCI-PCI bridge
|
|
|
|
|
* 4 NCR 810 (Demi-Lynx only)
|
|
|
|
|
* 5 none
|
|
|
|
|
* 6 PCI on board slot 4
|
|
|
|
|
* 7 PCI on board slot 5
|
|
|
|
|
* 8 PCI on board slot 6
|
|
|
|
|
* 9 PCI on board slot 7
|
|
|
|
|
*
|
|
|
|
|
* And behind the PPB we have:
|
|
|
|
|
*
|
|
|
|
|
* 11 PCI on board slot 0
|
|
|
|
|
* 12 PCI on board slot 1
|
|
|
|
|
* 13 PCI on board slot 2
|
|
|
|
|
* 14 PCI on board slot 3
|
|
|
|
|
*/
|
|
|
|
|
/*
|
|
|
|
|
* NOTE: the IRQ assignments below are arbitrary, but need to be consistent
|
|
|
|
|
* with the values in the irq swizzling tables above.
|
|
|
|
|
*/
|
|
|
|
|
|
2017-10-26 08:54:15 -06:00
|
|
|
static int
|
2011-06-10 08:30:21 -06:00
|
|
|
lynx_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)
|
2005-04-16 16:20:36 -06:00
|
|
|
{
|
2017-10-26 08:54:15 -06:00
|
|
|
static char irq_tab[19][5] = {
|
2005-04-16 16:20:36 -06:00
|
|
|
/*INT INTA INTB INTC INTD */
|
|
|
|
|
{ -1, -1, -1, -1, -1}, /* IdSel 13, PCEB */
|
|
|
|
|
{ -1, -1, -1, -1, -1}, /* IdSel 14, PPB */
|
|
|
|
|
{ 28, 28, 28, 28, 28}, /* IdSel 15, NCR demi */
|
|
|
|
|
{ -1, -1, -1, -1, -1}, /* IdSel 16, none */
|
|
|
|
|
{ 32, 32, 33, 34, 35}, /* IdSel 17, slot 4 */
|
|
|
|
|
{ 36, 36, 37, 38, 39}, /* IdSel 18, slot 5 */
|
|
|
|
|
{ 40, 40, 41, 42, 43}, /* IdSel 19, slot 6 */
|
|
|
|
|
{ 44, 44, 45, 46, 47}, /* IdSel 20, slot 7 */
|
|
|
|
|
{ -1, -1, -1, -1, -1}, /* IdSel 22, none */
|
|
|
|
|
/* The following are actually behind the PPB. */
|
|
|
|
|
{ -1, -1, -1, -1, -1}, /* IdSel 16 none */
|
|
|
|
|
{ 28, 28, 28, 28, 28}, /* IdSel 17 NCR lynx */
|
|
|
|
|
{ -1, -1, -1, -1, -1}, /* IdSel 18 none */
|
|
|
|
|
{ -1, -1, -1, -1, -1}, /* IdSel 19 none */
|
|
|
|
|
{ -1, -1, -1, -1, -1}, /* IdSel 20 none */
|
|
|
|
|
{ -1, -1, -1, -1, -1}, /* IdSel 21 none */
|
|
|
|
|
{ 48, 48, 49, 50, 51}, /* IdSel 22 slot 0 */
|
|
|
|
|
{ 52, 52, 53, 54, 55}, /* IdSel 23 slot 1 */
|
|
|
|
|
{ 56, 56, 57, 58, 59}, /* IdSel 24 slot 2 */
|
|
|
|
|
{ 60, 60, 61, 62, 63} /* IdSel 25 slot 3 */
|
|
|
|
|
};
|
|
|
|
|
const long min_idsel = 2, max_idsel = 20, irqs_per_slot = 5;
|
|
|
|
|
return COMMON_TABLE_LOOKUP;
|
|
|
|
|
}
|
|
|
|
|
|
2017-10-26 08:54:15 -06:00
|
|
|
static u8
|
2005-04-16 16:20:36 -06:00
|
|
|
lynx_swizzle(struct pci_dev *dev, u8 *pinp)
|
|
|
|
|
{
|
|
|
|
|
int slot, pin = *pinp;
|
|
|
|
|
|
|
|
|
|
if (dev->bus->number == 0) {
|
|
|
|
|
slot = PCI_SLOT(dev->devfn);
|
|
|
|
|
}
|
|
|
|
|
/* Check for the built-in bridge */
|
|
|
|
|
else if (PCI_SLOT(dev->bus->self->devfn) == 3) {
|
|
|
|
|
slot = PCI_SLOT(dev->devfn) + 11;
|
|
|
|
|
}
|
|
|
|
|
else
|
|
|
|
|
{
|
|
|
|
|
/* Must be a card-based bridge. */
|
|
|
|
|
do {
|
|
|
|
|
if (PCI_SLOT(dev->bus->self->devfn) == 3) {
|
|
|
|
|
slot = PCI_SLOT(dev->devfn) + 11;
|
|
|
|
|
break;
|
|
|
|
|
}
|
2008-12-09 16:12:07 -07:00
|
|
|
pin = pci_swizzle_interrupt_pin(dev, pin);
|
2005-04-16 16:20:36 -06:00
|
|
|
|
|
|
|
|
/* Move up the chain of bridges. */
|
|
|
|
|
dev = dev->bus->self;
|
|
|
|
|
/* Slot of the next bridge. */
|
|
|
|
|
slot = PCI_SLOT(dev->devfn);
|
|
|
|
|
} while (dev->bus->self);
|
|
|
|
|
}
|
|
|
|
|
*pinp = pin;
|
|
|
|
|
return slot;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#endif /* defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_LYNX) */
|
|
|
|
|
|
|
|
|
|
/***********************************************************************/
|
|
|
|
|
/* GENERIC irq routines */
|
|
|
|
|
|
|
|
|
|
static inline void
|
2011-02-06 07:32:51 -07:00
|
|
|
sable_lynx_enable_irq(struct irq_data *d)
|
2005-04-16 16:20:36 -06:00
|
|
|
{
|
|
|
|
|
unsigned long bit, mask;
|
|
|
|
|
|
2011-02-06 07:32:51 -07:00
|
|
|
bit = sable_lynx_irq_swizzle->irq_to_mask[d->irq];
|
2005-04-16 16:20:36 -06:00
|
|
|
spin_lock(&sable_lynx_irq_lock);
|
|
|
|
|
mask = sable_lynx_irq_swizzle->shadow_mask &= ~(1UL << bit);
|
|
|
|
|
sable_lynx_irq_swizzle->update_irq_hw(bit, mask);
|
|
|
|
|
spin_unlock(&sable_lynx_irq_lock);
|
|
|
|
|
#if 0
|
2009-03-31 16:23:36 -06:00
|
|
|
printk("%s: mask 0x%lx bit 0x%lx irq 0x%x\n",
|
2008-04-28 03:13:46 -06:00
|
|
|
__func__, mask, bit, irq);
|
2005-04-16 16:20:36 -06:00
|
|
|
#endif
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
2011-02-06 07:32:51 -07:00
|
|
|
sable_lynx_disable_irq(struct irq_data *d)
|
2005-04-16 16:20:36 -06:00
|
|
|
{
|
|
|
|
|
unsigned long bit, mask;
|
|
|
|
|
|
2011-02-06 07:32:51 -07:00
|
|
|
bit = sable_lynx_irq_swizzle->irq_to_mask[d->irq];
|
2005-04-16 16:20:36 -06:00
|
|
|
spin_lock(&sable_lynx_irq_lock);
|
|
|
|
|
mask = sable_lynx_irq_swizzle->shadow_mask |= 1UL << bit;
|
|
|
|
|
sable_lynx_irq_swizzle->update_irq_hw(bit, mask);
|
|
|
|
|
spin_unlock(&sable_lynx_irq_lock);
|
|
|
|
|
#if 0
|
2009-03-31 16:23:36 -06:00
|
|
|
printk("%s: mask 0x%lx bit 0x%lx irq 0x%x\n",
|
2008-04-28 03:13:46 -06:00
|
|
|
__func__, mask, bit, irq);
|
2005-04-16 16:20:36 -06:00
|
|
|
#endif
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
2011-02-06 07:32:51 -07:00
|
|
|
sable_lynx_mask_and_ack_irq(struct irq_data *d)
|
2005-04-16 16:20:36 -06:00
|
|
|
{
|
|
|
|
|
unsigned long bit, mask;
|
|
|
|
|
|
2011-02-06 07:32:51 -07:00
|
|
|
bit = sable_lynx_irq_swizzle->irq_to_mask[d->irq];
|
2005-04-16 16:20:36 -06:00
|
|
|
spin_lock(&sable_lynx_irq_lock);
|
|
|
|
|
mask = sable_lynx_irq_swizzle->shadow_mask |= 1UL << bit;
|
|
|
|
|
sable_lynx_irq_swizzle->update_irq_hw(bit, mask);
|
|
|
|
|
sable_lynx_irq_swizzle->ack_irq_hw(bit);
|
|
|
|
|
spin_unlock(&sable_lynx_irq_lock);
|
|
|
|
|
}
|
|
|
|
|
|
2009-06-16 16:33:25 -06:00
|
|
|
static struct irq_chip sable_lynx_irq_type = {
|
2009-11-30 20:51:31 -07:00
|
|
|
.name = "SABLE/LYNX",
|
2011-02-06 07:32:51 -07:00
|
|
|
.irq_unmask = sable_lynx_enable_irq,
|
|
|
|
|
.irq_mask = sable_lynx_disable_irq,
|
|
|
|
|
.irq_mask_ack = sable_lynx_mask_and_ack_irq,
|
2005-04-16 16:20:36 -06:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static void
|
2006-10-08 07:36:08 -06:00
|
|
|
sable_lynx_srm_device_interrupt(unsigned long vector)
|
2005-04-16 16:20:36 -06:00
|
|
|
{
|
|
|
|
|
/* Note that the vector reported by the SRM PALcode corresponds
|
|
|
|
|
to the interrupt mask bits, but we have to manage via the
|
|
|
|
|
so-called legacy IRQs for many common devices. */
|
|
|
|
|
|
|
|
|
|
int bit, irq;
|
|
|
|
|
|
|
|
|
|
bit = (vector - 0x800) >> 4;
|
|
|
|
|
irq = sable_lynx_irq_swizzle->mask_to_irq[bit];
|
|
|
|
|
#if 0
|
|
|
|
|
printk("%s: vector 0x%lx bit 0x%x irq 0x%x\n",
|
2008-04-28 03:13:46 -06:00
|
|
|
__func__, vector, bit, irq);
|
2005-04-16 16:20:36 -06:00
|
|
|
#endif
|
2006-10-08 07:37:32 -06:00
|
|
|
handle_irq(irq);
|
2005-04-16 16:20:36 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void __init
|
2008-10-16 07:33:18 -06:00
|
|
|
sable_lynx_init_irq(int nr_of_irqs)
|
2005-04-16 16:20:36 -06:00
|
|
|
{
|
|
|
|
|
long i;
|
|
|
|
|
|
2008-10-16 07:33:18 -06:00
|
|
|
for (i = 0; i < nr_of_irqs; ++i) {
|
2011-03-25 15:17:31 -06:00
|
|
|
irq_set_chip_and_handler(i, &sable_lynx_irq_type,
|
|
|
|
|
handle_level_irq);
|
2011-02-06 07:32:51 -07:00
|
|
|
irq_set_status_flags(i, IRQ_LEVEL);
|
2005-04-16 16:20:36 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
common_init_isa_dma();
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void __init
|
|
|
|
|
sable_lynx_init_pci(void)
|
|
|
|
|
{
|
|
|
|
|
common_init_pci();
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/*****************************************************************/
|
|
|
|
|
/*
|
|
|
|
|
* The System Vectors
|
|
|
|
|
*
|
|
|
|
|
* In order that T2_HAE_ADDRESS should be a constant, we play
|
|
|
|
|
* these games with GAMMA_BIAS.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#if defined(CONFIG_ALPHA_GENERIC) || \
|
|
|
|
|
(defined(CONFIG_ALPHA_SABLE) && !defined(CONFIG_ALPHA_GAMMA))
|
|
|
|
|
#undef GAMMA_BIAS
|
|
|
|
|
#define GAMMA_BIAS 0
|
|
|
|
|
struct alpha_machine_vector sable_mv __initmv = {
|
|
|
|
|
.vector_name = "Sable",
|
|
|
|
|
DO_EV4_MMU,
|
|
|
|
|
DO_DEFAULT_RTC,
|
|
|
|
|
DO_T2_IO,
|
|
|
|
|
.machine_check = t2_machine_check,
|
|
|
|
|
.max_isa_dma_address = ALPHA_SABLE_MAX_ISA_DMA_ADDRESS,
|
|
|
|
|
.min_io_address = EISA_DEFAULT_IO_BASE,
|
|
|
|
|
.min_mem_address = T2_DEFAULT_MEM_BASE,
|
|
|
|
|
|
|
|
|
|
.nr_irqs = 40,
|
|
|
|
|
.device_interrupt = sable_lynx_srm_device_interrupt,
|
|
|
|
|
|
|
|
|
|
.init_arch = t2_init_arch,
|
|
|
|
|
.init_irq = sable_init_irq,
|
|
|
|
|
.init_rtc = common_init_rtc,
|
|
|
|
|
.init_pci = sable_lynx_init_pci,
|
|
|
|
|
.kill_arch = t2_kill_arch,
|
|
|
|
|
.pci_map_irq = sable_map_irq,
|
|
|
|
|
.pci_swizzle = common_swizzle,
|
|
|
|
|
|
|
|
|
|
.sys = { .t2 = {
|
|
|
|
|
.gamma_bias = 0
|
|
|
|
|
} }
|
|
|
|
|
};
|
|
|
|
|
ALIAS_MV(sable)
|
|
|
|
|
#endif /* GENERIC || (SABLE && !GAMMA) */
|
|
|
|
|
|
|
|
|
|
#if defined(CONFIG_ALPHA_GENERIC) || \
|
|
|
|
|
(defined(CONFIG_ALPHA_SABLE) && defined(CONFIG_ALPHA_GAMMA))
|
|
|
|
|
#undef GAMMA_BIAS
|
|
|
|
|
#define GAMMA_BIAS _GAMMA_BIAS
|
|
|
|
|
struct alpha_machine_vector sable_gamma_mv __initmv = {
|
|
|
|
|
.vector_name = "Sable-Gamma",
|
|
|
|
|
DO_EV5_MMU,
|
|
|
|
|
DO_DEFAULT_RTC,
|
|
|
|
|
DO_T2_IO,
|
|
|
|
|
.machine_check = t2_machine_check,
|
|
|
|
|
.max_isa_dma_address = ALPHA_SABLE_MAX_ISA_DMA_ADDRESS,
|
|
|
|
|
.min_io_address = EISA_DEFAULT_IO_BASE,
|
|
|
|
|
.min_mem_address = T2_DEFAULT_MEM_BASE,
|
|
|
|
|
|
|
|
|
|
.nr_irqs = 40,
|
|
|
|
|
.device_interrupt = sable_lynx_srm_device_interrupt,
|
|
|
|
|
|
|
|
|
|
.init_arch = t2_init_arch,
|
|
|
|
|
.init_irq = sable_init_irq,
|
|
|
|
|
.init_rtc = common_init_rtc,
|
|
|
|
|
.init_pci = sable_lynx_init_pci,
|
|
|
|
|
.kill_arch = t2_kill_arch,
|
|
|
|
|
.pci_map_irq = sable_map_irq,
|
|
|
|
|
.pci_swizzle = common_swizzle,
|
|
|
|
|
|
|
|
|
|
.sys = { .t2 = {
|
|
|
|
|
.gamma_bias = _GAMMA_BIAS
|
|
|
|
|
} }
|
|
|
|
|
};
|
|
|
|
|
ALIAS_MV(sable_gamma)
|
|
|
|
|
#endif /* GENERIC || (SABLE && GAMMA) */
|
|
|
|
|
|
|
|
|
|
#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_LYNX)
|
|
|
|
|
#undef GAMMA_BIAS
|
|
|
|
|
#define GAMMA_BIAS _GAMMA_BIAS
|
|
|
|
|
struct alpha_machine_vector lynx_mv __initmv = {
|
|
|
|
|
.vector_name = "Lynx",
|
|
|
|
|
DO_EV4_MMU,
|
|
|
|
|
DO_DEFAULT_RTC,
|
|
|
|
|
DO_T2_IO,
|
|
|
|
|
.machine_check = t2_machine_check,
|
|
|
|
|
.max_isa_dma_address = ALPHA_SABLE_MAX_ISA_DMA_ADDRESS,
|
|
|
|
|
.min_io_address = EISA_DEFAULT_IO_BASE,
|
|
|
|
|
.min_mem_address = T2_DEFAULT_MEM_BASE,
|
|
|
|
|
|
|
|
|
|
.nr_irqs = 64,
|
|
|
|
|
.device_interrupt = sable_lynx_srm_device_interrupt,
|
|
|
|
|
|
|
|
|
|
.init_arch = t2_init_arch,
|
|
|
|
|
.init_irq = lynx_init_irq,
|
|
|
|
|
.init_rtc = common_init_rtc,
|
|
|
|
|
.init_pci = sable_lynx_init_pci,
|
|
|
|
|
.kill_arch = t2_kill_arch,
|
|
|
|
|
.pci_map_irq = lynx_map_irq,
|
|
|
|
|
.pci_swizzle = lynx_swizzle,
|
|
|
|
|
|
|
|
|
|
.sys = { .t2 = {
|
|
|
|
|
.gamma_bias = _GAMMA_BIAS
|
|
|
|
|
} }
|
|
|
|
|
};
|
|
|
|
|
ALIAS_MV(lynx)
|
|
|
|
|
#endif /* GENERIC || LYNX */
|