2009-01-14 12:17:06 -07:00
|
|
|
/*
|
2011-05-17 02:06:18 -06:00
|
|
|
* Copyright (c) 2008-2011 Atheros Communications Inc.
|
2009-01-14 12:17:06 -07:00
|
|
|
*
|
|
|
|
* Permission to use, copy, modify, and/or distribute this software for any
|
|
|
|
* purpose with or without fee is hereby granted, provided that the above
|
|
|
|
* copyright notice and this permission notice appear in all copies.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
|
|
|
|
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
|
|
|
|
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
|
|
|
|
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
|
|
|
|
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
|
|
|
|
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
|
|
|
|
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/nl80211.h>
|
|
|
|
#include <linux/pci.h>
|
2011-07-29 07:59:08 -06:00
|
|
|
#include <linux/pci-aspm.h>
|
2010-11-16 20:25:33 -07:00
|
|
|
#include <linux/ath9k_platform.h>
|
2009-02-09 00:56:54 -07:00
|
|
|
#include "ath9k.h"
|
2009-01-14 12:17:06 -07:00
|
|
|
|
2010-01-07 04:58:11 -07:00
|
|
|
static DEFINE_PCI_DEVICE_TABLE(ath_pci_id_table) = {
|
2009-01-14 12:17:06 -07:00
|
|
|
{ PCI_VDEVICE(ATHEROS, 0x0023) }, /* PCI */
|
|
|
|
{ PCI_VDEVICE(ATHEROS, 0x0024) }, /* PCI-E */
|
|
|
|
{ PCI_VDEVICE(ATHEROS, 0x0027) }, /* PCI */
|
|
|
|
{ PCI_VDEVICE(ATHEROS, 0x0029) }, /* PCI */
|
|
|
|
{ PCI_VDEVICE(ATHEROS, 0x002A) }, /* PCI-E */
|
|
|
|
{ PCI_VDEVICE(ATHEROS, 0x002B) }, /* PCI-E */
|
2010-02-02 09:58:33 -07:00
|
|
|
{ PCI_VDEVICE(ATHEROS, 0x002C) }, /* PCI-E 802.11n bonded out */
|
2009-07-22 23:29:57 -06:00
|
|
|
{ PCI_VDEVICE(ATHEROS, 0x002D) }, /* PCI */
|
|
|
|
{ PCI_VDEVICE(ATHEROS, 0x002E) }, /* PCI-E */
|
2010-06-11 22:34:02 -06:00
|
|
|
{ PCI_VDEVICE(ATHEROS, 0x0030) }, /* PCI-E AR9300 */
|
2010-12-06 05:28:00 -07:00
|
|
|
{ PCI_VDEVICE(ATHEROS, 0x0032) }, /* PCI-E AR9485 */
|
2011-08-23 14:37:07 -06:00
|
|
|
{ PCI_VDEVICE(ATHEROS, 0x0033) }, /* PCI-E AR9580 */
|
2011-09-13 11:08:18 -06:00
|
|
|
{ PCI_VDEVICE(ATHEROS, 0x0034) }, /* PCI-E AR9480 */
|
2009-01-14 12:17:06 -07:00
|
|
|
{ 0 }
|
|
|
|
};
|
|
|
|
|
2011-08-05 05:10:32 -06:00
|
|
|
|
2009-01-14 12:17:06 -07:00
|
|
|
/* return bus cachesize in 4B word units */
|
2009-09-14 01:55:09 -06:00
|
|
|
static void ath_pci_read_cachesize(struct ath_common *common, int *csz)
|
2009-01-14 12:17:06 -07:00
|
|
|
{
|
2009-09-28 00:54:40 -06:00
|
|
|
struct ath_softc *sc = (struct ath_softc *) common->priv;
|
2009-01-14 12:17:06 -07:00
|
|
|
u8 u8tmp;
|
|
|
|
|
2009-09-07 06:16:50 -06:00
|
|
|
pci_read_config_byte(to_pci_dev(sc->dev), PCI_CACHE_LINE_SIZE, &u8tmp);
|
2009-01-14 12:17:06 -07:00
|
|
|
*csz = (int)u8tmp;
|
|
|
|
|
|
|
|
/*
|
2011-03-30 19:57:33 -06:00
|
|
|
* This check was put in to avoid "unpleasant" consequences if
|
2009-01-14 12:17:06 -07:00
|
|
|
* the bootrom has not fully initialized all PCI devices.
|
|
|
|
* Sometimes the cache line size register is not set
|
|
|
|
*/
|
|
|
|
|
|
|
|
if (*csz == 0)
|
|
|
|
*csz = DEFAULT_CACHELINE >> 2; /* Use the default size */
|
|
|
|
}
|
|
|
|
|
2009-09-14 01:55:09 -06:00
|
|
|
static bool ath_pci_eeprom_read(struct ath_common *common, u32 off, u16 *data)
|
2009-01-14 12:17:08 -07:00
|
|
|
{
|
2010-11-16 20:25:33 -07:00
|
|
|
struct ath_softc *sc = (struct ath_softc *) common->priv;
|
|
|
|
struct ath9k_platform_data *pdata = sc->dev->platform_data;
|
|
|
|
|
|
|
|
if (pdata) {
|
|
|
|
if (off >= (ARRAY_SIZE(pdata->eeprom_data))) {
|
2010-12-02 20:12:36 -07:00
|
|
|
ath_err(common,
|
|
|
|
"%s: eeprom read failed, offset %08x is out of range\n",
|
|
|
|
__func__, off);
|
2010-11-16 20:25:33 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
*data = pdata->eeprom_data[off];
|
|
|
|
} else {
|
|
|
|
struct ath_hw *ah = (struct ath_hw *) common->ah;
|
|
|
|
|
|
|
|
common->ops->read(ah, AR5416_EEPROM_OFFSET +
|
|
|
|
(off << AR5416_EEPROM_S));
|
|
|
|
|
|
|
|
if (!ath9k_hw_wait(ah,
|
|
|
|
AR_EEPROM_STATUS_DATA,
|
|
|
|
AR_EEPROM_STATUS_DATA_BUSY |
|
|
|
|
AR_EEPROM_STATUS_DATA_PROT_ACCESS, 0,
|
|
|
|
AH_WAIT_TIMEOUT)) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
|
|
|
*data = MS(common->ops->read(ah, AR_EEPROM_STATUS_DATA),
|
|
|
|
AR_EEPROM_STATUS_DATA_VAL);
|
2009-01-14 12:17:08 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2010-12-06 05:27:42 -07:00
|
|
|
static void ath_pci_extn_synch_enable(struct ath_common *common)
|
|
|
|
{
|
|
|
|
struct ath_softc *sc = (struct ath_softc *) common->priv;
|
|
|
|
struct pci_dev *pdev = to_pci_dev(sc->dev);
|
|
|
|
u8 lnkctl;
|
|
|
|
|
|
|
|
pci_read_config_byte(pdev, sc->sc_ah->caps.pcie_lcr_offset, &lnkctl);
|
|
|
|
lnkctl |= PCI_EXP_LNKCTL_ES;
|
|
|
|
pci_write_config_byte(pdev, sc->sc_ah->caps.pcie_lcr_offset, lnkctl);
|
|
|
|
}
|
|
|
|
|
2011-08-05 05:10:34 -06:00
|
|
|
/* Need to be called after we discover btcoex capabilities */
|
2011-07-29 07:59:08 -06:00
|
|
|
static void ath_pci_aspm_init(struct ath_common *common)
|
|
|
|
{
|
|
|
|
struct ath_softc *sc = (struct ath_softc *) common->priv;
|
|
|
|
struct ath_hw *ah = sc->sc_ah;
|
|
|
|
struct pci_dev *pdev = to_pci_dev(sc->dev);
|
|
|
|
struct pci_dev *parent;
|
|
|
|
int pos;
|
|
|
|
u8 aspm;
|
|
|
|
|
2011-08-05 05:10:34 -06:00
|
|
|
pos = pci_pcie_cap(pdev);
|
|
|
|
if (!pos)
|
2011-07-29 07:59:08 -06:00
|
|
|
return;
|
|
|
|
|
|
|
|
parent = pdev->bus->self;
|
2011-08-24 12:08:41 -06:00
|
|
|
if (!parent)
|
|
|
|
return;
|
2011-08-05 05:10:34 -06:00
|
|
|
|
|
|
|
if (ah->btcoex_hw.scheme != ATH_BTCOEX_CFG_NONE) {
|
|
|
|
/* Bluetooth coexistance requires disabling ASPM. */
|
|
|
|
pci_read_config_byte(pdev, pos + PCI_EXP_LNKCTL, &aspm);
|
|
|
|
aspm &= ~(PCIE_LINK_STATE_L0S | PCIE_LINK_STATE_L1);
|
|
|
|
pci_write_config_byte(pdev, pos + PCI_EXP_LNKCTL, aspm);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Both upstream and downstream PCIe components should
|
|
|
|
* have the same ASPM settings.
|
|
|
|
*/
|
|
|
|
pos = pci_pcie_cap(parent);
|
|
|
|
pci_read_config_byte(parent, pos + PCI_EXP_LNKCTL, &aspm);
|
|
|
|
aspm &= ~(PCIE_LINK_STATE_L0S | PCIE_LINK_STATE_L1);
|
|
|
|
pci_write_config_byte(parent, pos + PCI_EXP_LNKCTL, aspm);
|
|
|
|
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
2011-07-29 07:59:08 -06:00
|
|
|
pos = pci_pcie_cap(parent);
|
|
|
|
pci_read_config_byte(parent, pos + PCI_EXP_LNKCTL, &aspm);
|
|
|
|
if (aspm & (PCIE_LINK_STATE_L0S | PCIE_LINK_STATE_L1)) {
|
|
|
|
ah->aspm_enabled = true;
|
|
|
|
/* Initialize PCIe PM and SERDES registers. */
|
2011-08-05 05:10:32 -06:00
|
|
|
ath9k_hw_configpcipowersave(ah, false);
|
2011-07-29 07:59:08 -06:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2009-12-23 06:04:43 -07:00
|
|
|
static const struct ath_bus_ops ath_pci_bus_ops = {
|
2010-03-31 22:58:20 -06:00
|
|
|
.ath_bus_type = ATH_PCI,
|
2009-01-14 12:17:06 -07:00
|
|
|
.read_cachesize = ath_pci_read_cachesize,
|
2009-01-14 12:17:08 -07:00
|
|
|
.eeprom_read = ath_pci_eeprom_read,
|
2010-12-06 05:27:42 -07:00
|
|
|
.extn_synch_en = ath_pci_extn_synch_enable,
|
2011-07-29 07:59:08 -06:00
|
|
|
.aspm_init = ath_pci_aspm_init,
|
2009-01-14 12:17:06 -07:00
|
|
|
};
|
|
|
|
|
|
|
|
static int ath_pci_probe(struct pci_dev *pdev, const struct pci_device_id *id)
|
|
|
|
{
|
|
|
|
void __iomem *mem;
|
|
|
|
struct ath_softc *sc;
|
|
|
|
struct ieee80211_hw *hw;
|
|
|
|
u8 csz;
|
ath9k: Fix PCI FATAL interrupts by restoring RETRY_TIMEOUT disabling
An earlier commit, 'ath9k: remove dummy PCI "retry timeout" fix', removed
code that was documented to disable RETRY_TIMEOUT register (PCI reg
0x41) since it was claimed to be a no-op. However, it turns out that
there are some combinations of hosts and ath9k-supported cards for
which this is not a no-op (reg 0x41 has value 0x80, not 0) and this
code (or something similar) is needed. In such cases, the driver may
be next to unusable due to very frequent PCI FATAL interrupts from the
card.
Reverting the earlier commit, i.e., restoring the RETRY_TIMEOUT
disabling, seems to resolve the issue. Since the removal of this code
was not based on any known issue and was purely a cleanup change, the
safest option here is to just revert that commit. Should there be
desire to clean this up in the future, the change will need to be
tested with a more complete coverage of cards and host systems.
http://bugzilla.kernel.org/show_bug.cgi?id=13483
Cc: stable@kernel.org
Signed-off-by: Jouni Malinen <jouni.malinen@atheros.com>
Signed-off-by: John W. Linville <linville@tuxdriver.com>
2009-06-16 02:59:23 -06:00
|
|
|
u32 val;
|
2009-01-14 12:17:06 -07:00
|
|
|
int ret = 0;
|
2009-10-27 10:59:34 -06:00
|
|
|
char hw_name[64];
|
2009-01-14 12:17:06 -07:00
|
|
|
|
|
|
|
if (pci_enable_device(pdev))
|
|
|
|
return -EIO;
|
|
|
|
|
2009-04-13 15:40:14 -06:00
|
|
|
ret = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
|
2009-01-14 12:17:06 -07:00
|
|
|
if (ret) {
|
|
|
|
printk(KERN_ERR "ath9k: 32-bit DMA not available\n");
|
2010-01-07 22:06:07 -07:00
|
|
|
goto err_dma;
|
2009-01-14 12:17:06 -07:00
|
|
|
}
|
|
|
|
|
2009-04-13 15:40:14 -06:00
|
|
|
ret = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
|
2009-01-14 12:17:06 -07:00
|
|
|
if (ret) {
|
|
|
|
printk(KERN_ERR "ath9k: 32-bit DMA consistent "
|
|
|
|
"DMA enable failed\n");
|
2010-01-07 22:06:07 -07:00
|
|
|
goto err_dma;
|
2009-01-14 12:17:06 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Cache line size is used to size and align various
|
|
|
|
* structures used to communicate with the hardware.
|
|
|
|
*/
|
|
|
|
pci_read_config_byte(pdev, PCI_CACHE_LINE_SIZE, &csz);
|
|
|
|
if (csz == 0) {
|
|
|
|
/*
|
|
|
|
* Linux 2.4.18 (at least) writes the cache line size
|
|
|
|
* register as a 16-bit wide register which is wrong.
|
|
|
|
* We must have this setup properly for rx buffer
|
|
|
|
* DMA to work so force a reasonable value here if it
|
|
|
|
* comes up zero.
|
|
|
|
*/
|
|
|
|
csz = L1_CACHE_BYTES / sizeof(u32);
|
|
|
|
pci_write_config_byte(pdev, PCI_CACHE_LINE_SIZE, csz);
|
|
|
|
}
|
|
|
|
/*
|
|
|
|
* The default setting of latency timer yields poor results,
|
|
|
|
* set it to the value used by other systems. It may be worth
|
|
|
|
* tweaking this setting more.
|
|
|
|
*/
|
|
|
|
pci_write_config_byte(pdev, PCI_LATENCY_TIMER, 0xa8);
|
|
|
|
|
|
|
|
pci_set_master(pdev);
|
|
|
|
|
ath9k: Fix PCI FATAL interrupts by restoring RETRY_TIMEOUT disabling
An earlier commit, 'ath9k: remove dummy PCI "retry timeout" fix', removed
code that was documented to disable RETRY_TIMEOUT register (PCI reg
0x41) since it was claimed to be a no-op. However, it turns out that
there are some combinations of hosts and ath9k-supported cards for
which this is not a no-op (reg 0x41 has value 0x80, not 0) and this
code (or something similar) is needed. In such cases, the driver may
be next to unusable due to very frequent PCI FATAL interrupts from the
card.
Reverting the earlier commit, i.e., restoring the RETRY_TIMEOUT
disabling, seems to resolve the issue. Since the removal of this code
was not based on any known issue and was purely a cleanup change, the
safest option here is to just revert that commit. Should there be
desire to clean this up in the future, the change will need to be
tested with a more complete coverage of cards and host systems.
http://bugzilla.kernel.org/show_bug.cgi?id=13483
Cc: stable@kernel.org
Signed-off-by: Jouni Malinen <jouni.malinen@atheros.com>
Signed-off-by: John W. Linville <linville@tuxdriver.com>
2009-06-16 02:59:23 -06:00
|
|
|
/*
|
|
|
|
* Disable the RETRY_TIMEOUT register (0x41) to keep
|
|
|
|
* PCI Tx retries from interfering with C3 CPU state.
|
|
|
|
*/
|
|
|
|
pci_read_config_dword(pdev, 0x40, &val);
|
|
|
|
if ((val & 0x0000ff00) != 0)
|
|
|
|
pci_write_config_dword(pdev, 0x40, val & 0xffff00ff);
|
|
|
|
|
2009-01-14 12:17:06 -07:00
|
|
|
ret = pci_request_region(pdev, 0, "ath9k");
|
|
|
|
if (ret) {
|
|
|
|
dev_err(&pdev->dev, "PCI memory region reserve error\n");
|
|
|
|
ret = -ENODEV;
|
2010-01-07 22:06:07 -07:00
|
|
|
goto err_region;
|
2009-01-14 12:17:06 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
mem = pci_iomap(pdev, 0, 0);
|
|
|
|
if (!mem) {
|
|
|
|
printk(KERN_ERR "PCI memory map error\n") ;
|
|
|
|
ret = -EIO;
|
2010-01-07 22:06:07 -07:00
|
|
|
goto err_iomap;
|
2009-01-14 12:17:06 -07:00
|
|
|
}
|
|
|
|
|
2011-01-24 11:23:18 -07:00
|
|
|
hw = ieee80211_alloc_hw(sizeof(struct ath_softc), &ath9k_ops);
|
2009-09-02 17:34:57 -06:00
|
|
|
if (!hw) {
|
2010-01-07 22:06:07 -07:00
|
|
|
dev_err(&pdev->dev, "No memory for ieee80211_hw\n");
|
2009-09-02 17:34:57 -06:00
|
|
|
ret = -ENOMEM;
|
2010-01-07 22:06:07 -07:00
|
|
|
goto err_alloc_hw;
|
2009-01-14 12:17:06 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
SET_IEEE80211_DEV(hw, &pdev->dev);
|
|
|
|
pci_set_drvdata(pdev, hw);
|
|
|
|
|
2011-01-24 11:23:18 -07:00
|
|
|
sc = hw->priv;
|
2009-01-14 12:17:06 -07:00
|
|
|
sc->hw = hw;
|
|
|
|
sc->dev = &pdev->dev;
|
|
|
|
sc->mem = mem;
|
|
|
|
|
2010-01-13 21:50:57 -07:00
|
|
|
/* Will be cleared in ath9k_start() */
|
|
|
|
sc->sc_flags |= SC_OP_INVALID;
|
2009-01-14 12:17:06 -07:00
|
|
|
|
2009-09-02 18:06:21 -06:00
|
|
|
ret = request_irq(pdev->irq, ath_isr, IRQF_SHARED, "ath9k", sc);
|
2009-09-02 18:02:18 -06:00
|
|
|
if (ret) {
|
|
|
|
dev_err(&pdev->dev, "request_irq failed\n");
|
2010-01-07 22:06:07 -07:00
|
|
|
goto err_irq;
|
2009-01-14 12:17:06 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
sc->irq = pdev->irq;
|
|
|
|
|
2011-07-23 01:55:39 -06:00
|
|
|
ret = ath9k_init_device(id->device, sc, &ath_pci_bus_ops);
|
2010-01-07 22:06:07 -07:00
|
|
|
if (ret) {
|
|
|
|
dev_err(&pdev->dev, "Failed to initialize device\n");
|
|
|
|
goto err_init;
|
|
|
|
}
|
|
|
|
|
|
|
|
ath9k_hw_name(sc->sc_ah, hw_name, sizeof(hw_name));
|
2010-07-26 15:39:58 -06:00
|
|
|
wiphy_info(hw->wiphy, "%s mem=0x%lx, irq=%d\n",
|
|
|
|
hw_name, (unsigned long)mem, pdev->irq);
|
2009-01-14 12:17:06 -07:00
|
|
|
|
|
|
|
return 0;
|
2010-01-07 22:06:07 -07:00
|
|
|
|
|
|
|
err_init:
|
|
|
|
free_irq(sc->irq, sc);
|
|
|
|
err_irq:
|
2009-01-14 12:17:06 -07:00
|
|
|
ieee80211_free_hw(hw);
|
2010-01-07 22:06:07 -07:00
|
|
|
err_alloc_hw:
|
2009-01-14 12:17:06 -07:00
|
|
|
pci_iounmap(pdev, mem);
|
2010-01-07 22:06:07 -07:00
|
|
|
err_iomap:
|
2009-01-14 12:17:06 -07:00
|
|
|
pci_release_region(pdev, 0);
|
2010-01-07 22:06:07 -07:00
|
|
|
err_region:
|
|
|
|
/* Nothing */
|
|
|
|
err_dma:
|
2009-01-14 12:17:06 -07:00
|
|
|
pci_disable_device(pdev);
|
|
|
|
return ret;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void ath_pci_remove(struct pci_dev *pdev)
|
|
|
|
{
|
|
|
|
struct ieee80211_hw *hw = pci_get_drvdata(pdev);
|
2011-01-24 11:23:18 -07:00
|
|
|
struct ath_softc *sc = hw->priv;
|
2010-01-30 19:37:24 -07:00
|
|
|
void __iomem *mem = sc->mem;
|
2009-01-14 12:17:06 -07:00
|
|
|
|
2010-12-20 02:09:51 -07:00
|
|
|
if (!is_ath9k_unloaded)
|
|
|
|
sc->sc_ah->ah_flags |= AH_UNPLUGGED;
|
2010-01-07 22:06:07 -07:00
|
|
|
ath9k_deinit_device(sc);
|
|
|
|
free_irq(sc->irq, sc);
|
|
|
|
ieee80211_free_hw(sc->hw);
|
2010-01-30 19:37:24 -07:00
|
|
|
|
|
|
|
pci_iounmap(pdev, mem);
|
|
|
|
pci_disable_device(pdev);
|
|
|
|
pci_release_region(pdev, 0);
|
2009-01-14 12:17:06 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
#ifdef CONFIG_PM
|
|
|
|
|
2010-10-15 16:36:17 -06:00
|
|
|
static int ath_pci_suspend(struct device *device)
|
2009-01-14 12:17:06 -07:00
|
|
|
{
|
2010-10-15 16:36:17 -06:00
|
|
|
struct pci_dev *pdev = to_pci_dev(device);
|
2009-01-14 12:17:06 -07:00
|
|
|
struct ieee80211_hw *hw = pci_get_drvdata(pdev);
|
2011-01-24 11:23:18 -07:00
|
|
|
struct ath_softc *sc = hw->priv;
|
2009-01-14 12:17:06 -07:00
|
|
|
|
2009-08-14 00:00:52 -06:00
|
|
|
ath9k_hw_set_gpio(sc->sc_ah, sc->sc_ah->led_pin, 1);
|
2009-01-14 12:17:06 -07:00
|
|
|
|
2011-06-28 06:51:19 -06:00
|
|
|
/* The device has to be moved to FULLSLEEP forcibly.
|
|
|
|
* Otherwise the chip never moved to full sleep,
|
|
|
|
* when no interface is up.
|
|
|
|
*/
|
|
|
|
ath9k_hw_setpower(sc->sc_ah, ATH9K_PM_FULL_SLEEP);
|
|
|
|
|
2009-01-14 12:17:06 -07:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2010-10-15 16:36:17 -06:00
|
|
|
static int ath_pci_resume(struct device *device)
|
2009-01-14 12:17:06 -07:00
|
|
|
{
|
2010-10-15 16:36:17 -06:00
|
|
|
struct pci_dev *pdev = to_pci_dev(device);
|
2009-01-14 12:17:06 -07:00
|
|
|
struct ieee80211_hw *hw = pci_get_drvdata(pdev);
|
2011-01-24 11:23:18 -07:00
|
|
|
struct ath_softc *sc = hw->priv;
|
ath9k: Fix PCI FATAL interrupts by restoring RETRY_TIMEOUT disabling
An earlier commit, 'ath9k: remove dummy PCI "retry timeout" fix', removed
code that was documented to disable RETRY_TIMEOUT register (PCI reg
0x41) since it was claimed to be a no-op. However, it turns out that
there are some combinations of hosts and ath9k-supported cards for
which this is not a no-op (reg 0x41 has value 0x80, not 0) and this
code (or something similar) is needed. In such cases, the driver may
be next to unusable due to very frequent PCI FATAL interrupts from the
card.
Reverting the earlier commit, i.e., restoring the RETRY_TIMEOUT
disabling, seems to resolve the issue. Since the removal of this code
was not based on any known issue and was purely a cleanup change, the
safest option here is to just revert that commit. Should there be
desire to clean this up in the future, the change will need to be
tested with a more complete coverage of cards and host systems.
http://bugzilla.kernel.org/show_bug.cgi?id=13483
Cc: stable@kernel.org
Signed-off-by: Jouni Malinen <jouni.malinen@atheros.com>
Signed-off-by: John W. Linville <linville@tuxdriver.com>
2009-06-16 02:59:23 -06:00
|
|
|
u32 val;
|
2009-08-12 22:04:35 -06:00
|
|
|
|
ath9k: Fix PCI FATAL interrupts by restoring RETRY_TIMEOUT disabling
An earlier commit, 'ath9k: remove dummy PCI "retry timeout" fix', removed
code that was documented to disable RETRY_TIMEOUT register (PCI reg
0x41) since it was claimed to be a no-op. However, it turns out that
there are some combinations of hosts and ath9k-supported cards for
which this is not a no-op (reg 0x41 has value 0x80, not 0) and this
code (or something similar) is needed. In such cases, the driver may
be next to unusable due to very frequent PCI FATAL interrupts from the
card.
Reverting the earlier commit, i.e., restoring the RETRY_TIMEOUT
disabling, seems to resolve the issue. Since the removal of this code
was not based on any known issue and was purely a cleanup change, the
safest option here is to just revert that commit. Should there be
desire to clean this up in the future, the change will need to be
tested with a more complete coverage of cards and host systems.
http://bugzilla.kernel.org/show_bug.cgi?id=13483
Cc: stable@kernel.org
Signed-off-by: Jouni Malinen <jouni.malinen@atheros.com>
Signed-off-by: John W. Linville <linville@tuxdriver.com>
2009-06-16 02:59:23 -06:00
|
|
|
/*
|
|
|
|
* Suspend/Resume resets the PCI configuration space, so we have to
|
|
|
|
* re-disable the RETRY_TIMEOUT register (0x41) to keep
|
|
|
|
* PCI Tx retries from interfering with C3 CPU state
|
|
|
|
*/
|
|
|
|
pci_read_config_dword(pdev, 0x40, &val);
|
|
|
|
if ((val & 0x0000ff00) != 0)
|
|
|
|
pci_write_config_dword(pdev, 0x40, val & 0xffff00ff);
|
2009-01-14 12:17:06 -07:00
|
|
|
|
2011-09-14 03:39:40 -06:00
|
|
|
ath9k_ps_wakeup(sc);
|
2009-01-14 12:17:06 -07:00
|
|
|
/* Enable LED */
|
2009-08-14 00:00:52 -06:00
|
|
|
ath9k_hw_cfg_output(sc->sc_ah, sc->sc_ah->led_pin,
|
2009-01-14 12:17:06 -07:00
|
|
|
AR_GPIO_OUTPUT_MUX_AS_OUTPUT);
|
2011-09-14 03:39:40 -06:00
|
|
|
ath9k_hw_set_gpio(sc->sc_ah, sc->sc_ah->led_pin, 0);
|
2009-01-14 12:17:06 -07:00
|
|
|
|
2010-12-21 23:50:12 -07:00
|
|
|
/*
|
|
|
|
* Reset key cache to sane defaults (all entries cleared) instead of
|
|
|
|
* semi-random values after suspend/resume.
|
|
|
|
*/
|
2011-08-12 22:58:15 -06:00
|
|
|
ath9k_cmn_init_crypto(sc->sc_ah);
|
2010-12-21 23:50:12 -07:00
|
|
|
ath9k_ps_restore(sc);
|
|
|
|
|
2010-12-07 16:13:20 -07:00
|
|
|
sc->ps_idle = true;
|
|
|
|
ath_radio_disable(sc, hw);
|
|
|
|
|
2009-01-14 12:17:06 -07:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2010-10-15 16:36:17 -06:00
|
|
|
static const struct dev_pm_ops ath9k_pm_ops = {
|
|
|
|
.suspend = ath_pci_suspend,
|
|
|
|
.resume = ath_pci_resume,
|
|
|
|
.freeze = ath_pci_suspend,
|
|
|
|
.thaw = ath_pci_resume,
|
|
|
|
.poweroff = ath_pci_suspend,
|
|
|
|
.restore = ath_pci_resume,
|
|
|
|
};
|
|
|
|
|
|
|
|
#define ATH9K_PM_OPS (&ath9k_pm_ops)
|
|
|
|
|
|
|
|
#else /* !CONFIG_PM */
|
|
|
|
|
|
|
|
#define ATH9K_PM_OPS NULL
|
|
|
|
|
|
|
|
#endif /* !CONFIG_PM */
|
|
|
|
|
2009-01-14 12:17:06 -07:00
|
|
|
|
|
|
|
MODULE_DEVICE_TABLE(pci, ath_pci_id_table);
|
|
|
|
|
|
|
|
static struct pci_driver ath_pci_driver = {
|
|
|
|
.name = "ath9k",
|
|
|
|
.id_table = ath_pci_id_table,
|
|
|
|
.probe = ath_pci_probe,
|
|
|
|
.remove = ath_pci_remove,
|
2010-10-15 16:36:17 -06:00
|
|
|
.driver.pm = ATH9K_PM_OPS,
|
2009-01-14 12:17:06 -07:00
|
|
|
};
|
|
|
|
|
2009-02-20 02:43:26 -07:00
|
|
|
int ath_pci_init(void)
|
2009-01-14 12:17:06 -07:00
|
|
|
{
|
|
|
|
return pci_register_driver(&ath_pci_driver);
|
|
|
|
}
|
|
|
|
|
|
|
|
void ath_pci_exit(void)
|
|
|
|
{
|
|
|
|
pci_unregister_driver(&ath_pci_driver);
|
|
|
|
}
|