2012-03-05 04:49:28 -07:00
|
|
|
/*
|
|
|
|
* Cache maintenance
|
|
|
|
*
|
|
|
|
* Copyright (C) 2001 Deep Blue Solutions Ltd.
|
|
|
|
* Copyright (C) 2012 ARM Ltd.
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
*/
|
|
|
|
|
2014-12-01 03:53:08 -07:00
|
|
|
#include <linux/errno.h>
|
2012-03-05 04:49:28 -07:00
|
|
|
#include <linux/linkage.h>
|
|
|
|
#include <linux/init.h>
|
|
|
|
#include <asm/assembler.h>
|
2014-11-14 08:54:10 -07:00
|
|
|
#include <asm/cpufeature.h>
|
2015-06-01 03:47:41 -06:00
|
|
|
#include <asm/alternative.h>
|
2016-12-26 02:10:19 -07:00
|
|
|
#include <asm/asm-uaccess.h>
|
2012-03-05 04:49:28 -07:00
|
|
|
|
|
|
|
/*
|
|
|
|
* flush_icache_range(start,end)
|
|
|
|
*
|
|
|
|
* Ensure that the I and D caches are coherent within specified region.
|
|
|
|
* This is typically used when code has been written to a memory region,
|
|
|
|
* and will be executed.
|
|
|
|
*
|
|
|
|
* - start - virtual start address of region
|
|
|
|
* - end - virtual end address of region
|
|
|
|
*/
|
|
|
|
ENTRY(flush_icache_range)
|
|
|
|
/* FALLTHROUGH */
|
|
|
|
|
|
|
|
/*
|
|
|
|
* __flush_cache_user_range(start,end)
|
|
|
|
*
|
|
|
|
* Ensure that the I and D caches are coherent within specified region.
|
|
|
|
* This is typically used when code has been written to a memory region,
|
|
|
|
* and will be executed.
|
|
|
|
*
|
|
|
|
* - start - virtual start address of region
|
|
|
|
* - end - virtual end address of region
|
|
|
|
*/
|
|
|
|
ENTRY(__flush_cache_user_range)
|
2016-09-02 07:54:03 -06:00
|
|
|
uaccess_ttbr0_enable x2, x3
|
2012-03-05 04:49:28 -07:00
|
|
|
dcache_line_size x2, x3
|
|
|
|
sub x3, x2, #1
|
|
|
|
bic x4, x0, x3
|
|
|
|
1:
|
2016-06-28 11:07:28 -06:00
|
|
|
user_alt 9f, "dc cvau, x4", "dc civac, x4", ARM64_WORKAROUND_CLEAN_CACHE
|
2012-03-05 04:49:28 -07:00
|
|
|
add x4, x4, x2
|
|
|
|
cmp x4, x1
|
|
|
|
b.lo 1b
|
2014-05-02 09:24:15 -06:00
|
|
|
dsb ish
|
2012-03-05 04:49:28 -07:00
|
|
|
|
|
|
|
icache_line_size x2, x3
|
|
|
|
sub x3, x2, #1
|
|
|
|
bic x4, x0, x3
|
|
|
|
1:
|
|
|
|
USER(9f, ic ivau, x4 ) // invalidate I line PoU
|
|
|
|
add x4, x4, x2
|
|
|
|
cmp x4, x1
|
|
|
|
b.lo 1b
|
2014-05-02 09:24:15 -06:00
|
|
|
dsb ish
|
2012-03-05 04:49:28 -07:00
|
|
|
isb
|
2014-12-01 03:53:08 -07:00
|
|
|
mov x0, #0
|
2016-09-02 07:54:03 -06:00
|
|
|
1:
|
|
|
|
uaccess_ttbr0_disable x1
|
2014-12-01 03:53:08 -07:00
|
|
|
ret
|
|
|
|
9:
|
|
|
|
mov x0, #-EFAULT
|
2016-09-02 07:54:03 -06:00
|
|
|
b 1b
|
2012-03-05 04:49:28 -07:00
|
|
|
ENDPROC(flush_icache_range)
|
|
|
|
ENDPROC(__flush_cache_user_range)
|
|
|
|
|
|
|
|
/*
|
2014-01-20 18:17:47 -07:00
|
|
|
* __flush_dcache_area(kaddr, size)
|
2012-03-05 04:49:28 -07:00
|
|
|
*
|
2015-12-17 02:38:32 -07:00
|
|
|
* Ensure that any D-cache lines for the interval [kaddr, kaddr+size)
|
|
|
|
* are cleaned and invalidated to the PoC.
|
2012-03-05 04:49:28 -07:00
|
|
|
*
|
|
|
|
* - kaddr - kernel address
|
|
|
|
* - size - size in question
|
|
|
|
*/
|
|
|
|
ENTRY(__flush_dcache_area)
|
2015-12-17 02:38:32 -07:00
|
|
|
dcache_by_line_op civac, sy, x0, x1, x2, x3
|
2012-03-05 04:49:28 -07:00
|
|
|
ret
|
2015-10-08 13:02:03 -06:00
|
|
|
ENDPIPROC(__flush_dcache_area)
|
2013-05-21 10:35:19 -06:00
|
|
|
|
2015-12-17 02:38:32 -07:00
|
|
|
/*
|
|
|
|
* __clean_dcache_area_pou(kaddr, size)
|
|
|
|
*
|
|
|
|
* Ensure that any D-cache lines for the interval [kaddr, kaddr+size)
|
|
|
|
* are cleaned to the PoU.
|
|
|
|
*
|
|
|
|
* - kaddr - kernel address
|
|
|
|
* - size - size in question
|
|
|
|
*/
|
|
|
|
ENTRY(__clean_dcache_area_pou)
|
|
|
|
dcache_by_line_op cvau, ish, x0, x1, x2, x3
|
|
|
|
ret
|
|
|
|
ENDPROC(__clean_dcache_area_pou)
|
|
|
|
|
2014-03-26 12:25:55 -06:00
|
|
|
/*
|
2016-08-01 18:50:50 -06:00
|
|
|
* __dma_inv_area(start, size)
|
|
|
|
* - start - virtual start address of region
|
|
|
|
* - size - size in question
|
2014-03-26 12:25:55 -06:00
|
|
|
*/
|
2016-08-01 18:50:50 -06:00
|
|
|
__dma_inv_area:
|
|
|
|
add x1, x1, x0
|
2014-03-26 12:25:55 -06:00
|
|
|
/* FALLTHROUGH */
|
|
|
|
|
2013-05-21 10:35:19 -06:00
|
|
|
/*
|
2016-08-01 18:50:50 -06:00
|
|
|
* __inval_cache_range(start, end)
|
|
|
|
* - start - start address of region
|
|
|
|
* - end - end address of region
|
2013-05-21 10:35:19 -06:00
|
|
|
*/
|
2016-08-01 18:50:50 -06:00
|
|
|
ENTRY(__inval_cache_range)
|
2013-05-21 10:35:19 -06:00
|
|
|
dcache_line_size x2, x3
|
|
|
|
sub x3, x2, #1
|
2014-04-01 11:32:55 -06:00
|
|
|
tst x1, x3 // end cache line aligned?
|
2013-05-21 10:35:19 -06:00
|
|
|
bic x1, x1, x3
|
2014-04-01 11:32:55 -06:00
|
|
|
b.eq 1f
|
|
|
|
dc civac, x1 // clean & invalidate D / U line
|
|
|
|
1: tst x0, x3 // start cache line aligned?
|
|
|
|
bic x0, x0, x3
|
|
|
|
b.eq 2f
|
|
|
|
dc civac, x0 // clean & invalidate D / U line
|
|
|
|
b 3f
|
|
|
|
2: dc ivac, x0 // invalidate D / U line
|
|
|
|
3: add x0, x0, x2
|
2013-05-21 10:35:19 -06:00
|
|
|
cmp x0, x1
|
2014-04-01 11:32:55 -06:00
|
|
|
b.lo 2b
|
2013-05-21 10:35:19 -06:00
|
|
|
dsb sy
|
|
|
|
ret
|
2015-10-08 13:02:03 -06:00
|
|
|
ENDPIPROC(__inval_cache_range)
|
2016-08-01 18:50:50 -06:00
|
|
|
ENDPROC(__dma_inv_area)
|
|
|
|
|
|
|
|
/*
|
|
|
|
* __clean_dcache_area_poc(kaddr, size)
|
|
|
|
*
|
|
|
|
* Ensure that any D-cache lines for the interval [kaddr, kaddr+size)
|
|
|
|
* are cleaned to the PoC.
|
|
|
|
*
|
|
|
|
* - kaddr - kernel address
|
|
|
|
* - size - size in question
|
|
|
|
*/
|
|
|
|
ENTRY(__clean_dcache_area_poc)
|
|
|
|
/* FALLTHROUGH */
|
2013-05-21 10:35:19 -06:00
|
|
|
|
|
|
|
/*
|
2016-08-01 18:50:50 -06:00
|
|
|
* __dma_clean_area(start, size)
|
2013-05-21 10:35:19 -06:00
|
|
|
* - start - virtual start address of region
|
2016-08-01 18:50:50 -06:00
|
|
|
* - size - size in question
|
2013-05-21 10:35:19 -06:00
|
|
|
*/
|
2016-08-01 18:50:50 -06:00
|
|
|
__dma_clean_area:
|
|
|
|
dcache_by_line_op cvac, sy, x0, x1, x2, x3
|
2013-05-21 10:35:19 -06:00
|
|
|
ret
|
2016-08-01 18:50:50 -06:00
|
|
|
ENDPIPROC(__clean_dcache_area_poc)
|
|
|
|
ENDPROC(__dma_clean_area)
|
2013-05-21 10:35:19 -06:00
|
|
|
|
|
|
|
/*
|
2016-08-01 18:50:50 -06:00
|
|
|
* __dma_flush_area(start, size)
|
|
|
|
*
|
|
|
|
* clean & invalidate D / U line
|
|
|
|
*
|
2013-05-21 10:35:19 -06:00
|
|
|
* - start - virtual start address of region
|
2016-08-01 18:50:50 -06:00
|
|
|
* - size - size in question
|
2013-05-21 10:35:19 -06:00
|
|
|
*/
|
2016-08-01 18:50:50 -06:00
|
|
|
ENTRY(__dma_flush_area)
|
|
|
|
dcache_by_line_op civac, sy, x0, x1, x2, x3
|
2013-05-21 10:35:19 -06:00
|
|
|
ret
|
2016-08-01 18:50:50 -06:00
|
|
|
ENDPIPROC(__dma_flush_area)
|
2013-05-21 10:35:19 -06:00
|
|
|
|
|
|
|
/*
|
|
|
|
* __dma_map_area(start, size, dir)
|
|
|
|
* - start - kernel virtual start address
|
|
|
|
* - size - size of region
|
|
|
|
* - dir - DMA direction
|
|
|
|
*/
|
|
|
|
ENTRY(__dma_map_area)
|
|
|
|
cmp w2, #DMA_FROM_DEVICE
|
2016-08-01 18:50:50 -06:00
|
|
|
b.eq __dma_inv_area
|
|
|
|
b __dma_clean_area
|
2015-10-08 13:02:03 -06:00
|
|
|
ENDPIPROC(__dma_map_area)
|
2013-05-21 10:35:19 -06:00
|
|
|
|
|
|
|
/*
|
|
|
|
* __dma_unmap_area(start, size, dir)
|
|
|
|
* - start - kernel virtual start address
|
|
|
|
* - size - size of region
|
|
|
|
* - dir - DMA direction
|
|
|
|
*/
|
|
|
|
ENTRY(__dma_unmap_area)
|
|
|
|
cmp w2, #DMA_TO_DEVICE
|
2016-08-01 18:50:50 -06:00
|
|
|
b.ne __dma_inv_area
|
2013-05-21 10:35:19 -06:00
|
|
|
ret
|
2015-10-08 13:02:03 -06:00
|
|
|
ENDPIPROC(__dma_unmap_area)
|