2009-09-03 11:14:02 -06:00
|
|
|
/*
|
2012-10-21 01:01:11 -06:00
|
|
|
* OMAP3xxx CM module functions
|
2009-09-03 11:14:02 -06:00
|
|
|
*
|
|
|
|
* Copyright (C) 2009 Nokia Corporation
|
2012-10-21 01:01:11 -06:00
|
|
|
* Copyright (C) 2008-2010, 2012 Texas Instruments, Inc.
|
2009-09-03 11:14:02 -06:00
|
|
|
* Paul Walmsley
|
2012-10-21 01:01:11 -06:00
|
|
|
* Rajendra Nayak <rnayak@ti.com>
|
2009-09-03 11:14:02 -06:00
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
|
|
* published by the Free Software Foundation.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
#include <linux/types.h>
|
|
|
|
#include <linux/delay.h>
|
|
|
|
#include <linux/errno.h>
|
|
|
|
#include <linux/err.h>
|
|
|
|
#include <linux/io.h>
|
|
|
|
|
2012-10-21 01:01:11 -06:00
|
|
|
#include "prm2xxx_3xxx.h"
|
2009-09-03 11:14:02 -06:00
|
|
|
#include "cm.h"
|
2012-10-21 01:01:11 -06:00
|
|
|
#include "cm3xxx.h"
|
2009-09-03 11:14:02 -06:00
|
|
|
#include "cm-regbits-34xx.h"
|
2012-10-21 01:01:11 -06:00
|
|
|
#include "clockdomain.h"
|
2009-09-03 11:14:02 -06:00
|
|
|
|
2012-10-21 01:01:11 -06:00
|
|
|
static const u8 omap3xxx_cm_idlest_offs[] = {
|
|
|
|
CM_IDLEST1, CM_IDLEST2, OMAP2430_CM_IDLEST3
|
2009-09-03 11:14:02 -06:00
|
|
|
};
|
|
|
|
|
2010-12-21 21:05:15 -07:00
|
|
|
/*
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
|
|
|
static void _write_clktrctrl(u8 c, s16 module, u32 mask)
|
|
|
|
{
|
|
|
|
u32 v;
|
|
|
|
|
|
|
|
v = omap2_cm_read_mod_reg(module, OMAP2_CM_CLKSTCTRL);
|
|
|
|
v &= ~mask;
|
|
|
|
v |= c << __ffs(mask);
|
|
|
|
omap2_cm_write_mod_reg(v, module, OMAP2_CM_CLKSTCTRL);
|
|
|
|
}
|
|
|
|
|
2014-10-27 09:39:24 -06:00
|
|
|
static bool omap3xxx_cm_is_clkdm_in_hwsup(s16 module, u32 mask)
|
2010-12-21 21:05:15 -07:00
|
|
|
{
|
|
|
|
u32 v;
|
|
|
|
|
|
|
|
v = omap2_cm_read_mod_reg(module, OMAP2_CM_CLKSTCTRL);
|
|
|
|
v &= mask;
|
|
|
|
v >>= __ffs(mask);
|
|
|
|
|
2012-10-21 01:01:11 -06:00
|
|
|
return (v == OMAP34XX_CLKSTCTRL_ENABLE_AUTO) ? 1 : 0;
|
2010-12-21 21:05:15 -07:00
|
|
|
}
|
|
|
|
|
2014-10-27 09:39:24 -06:00
|
|
|
static void omap3xxx_cm_clkdm_enable_hwsup(s16 module, u32 mask)
|
2010-12-21 21:05:15 -07:00
|
|
|
{
|
|
|
|
_write_clktrctrl(OMAP34XX_CLKSTCTRL_ENABLE_AUTO, module, mask);
|
|
|
|
}
|
|
|
|
|
2014-10-27 09:39:24 -06:00
|
|
|
static void omap3xxx_cm_clkdm_disable_hwsup(s16 module, u32 mask)
|
2010-12-21 21:05:15 -07:00
|
|
|
{
|
|
|
|
_write_clktrctrl(OMAP34XX_CLKSTCTRL_DISABLE_AUTO, module, mask);
|
|
|
|
}
|
|
|
|
|
2014-10-27 09:39:24 -06:00
|
|
|
static void omap3xxx_cm_clkdm_force_sleep(s16 module, u32 mask)
|
2010-12-21 21:05:15 -07:00
|
|
|
{
|
|
|
|
_write_clktrctrl(OMAP34XX_CLKSTCTRL_FORCE_SLEEP, module, mask);
|
|
|
|
}
|
|
|
|
|
2014-10-27 09:39:24 -06:00
|
|
|
static void omap3xxx_cm_clkdm_force_wakeup(s16 module, u32 mask)
|
2010-12-21 21:05:15 -07:00
|
|
|
{
|
|
|
|
_write_clktrctrl(OMAP34XX_CLKSTCTRL_FORCE_WAKEUP, module, mask);
|
|
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
2009-09-03 11:14:02 -06:00
|
|
|
/**
|
2012-10-21 01:01:11 -06:00
|
|
|
* omap3xxx_cm_wait_module_ready - wait for a module to leave idle or standby
|
2014-10-27 09:39:23 -06:00
|
|
|
* @part: PRCM partition, ignored for OMAP3
|
2009-09-03 11:14:02 -06:00
|
|
|
* @prcm_mod: PRCM module offset
|
|
|
|
* @idlest_id: CM_IDLESTx register ID (i.e., x = 1, 2, 3)
|
|
|
|
* @idlest_shift: shift of the bit in the CM_IDLEST* register to check
|
|
|
|
*
|
2012-10-21 01:01:11 -06:00
|
|
|
* Wait for the PRCM to indicate that the module identified by
|
|
|
|
* (@prcm_mod, @idlest_id, @idlest_shift) is clocked. Return 0 upon
|
|
|
|
* success or -EBUSY if the module doesn't enable in time.
|
2009-09-03 11:14:02 -06:00
|
|
|
*/
|
2014-10-27 09:39:23 -06:00
|
|
|
static int omap3xxx_cm_wait_module_ready(u8 part, s16 prcm_mod, u16 idlest_id,
|
|
|
|
u8 idlest_shift)
|
2009-09-03 11:14:02 -06:00
|
|
|
{
|
|
|
|
int ena = 0, i = 0;
|
|
|
|
u8 cm_idlest_reg;
|
|
|
|
u32 mask;
|
|
|
|
|
2012-10-21 01:01:11 -06:00
|
|
|
if (!idlest_id || (idlest_id > ARRAY_SIZE(omap3xxx_cm_idlest_offs)))
|
2009-09-03 11:14:02 -06:00
|
|
|
return -EINVAL;
|
|
|
|
|
2012-10-21 01:01:11 -06:00
|
|
|
cm_idlest_reg = omap3xxx_cm_idlest_offs[idlest_id - 1];
|
2009-09-03 11:14:02 -06:00
|
|
|
|
2010-07-26 16:34:28 -06:00
|
|
|
mask = 1 << idlest_shift;
|
2012-10-21 01:01:11 -06:00
|
|
|
ena = 0;
|
2010-07-26 16:34:28 -06:00
|
|
|
|
2012-10-21 01:01:11 -06:00
|
|
|
omap_test_timeout(((omap2_cm_read_mod_reg(prcm_mod, cm_idlest_reg) &
|
|
|
|
mask) == ena), MAX_MODULE_READY_TIME, i);
|
2009-09-03 11:14:02 -06:00
|
|
|
|
|
|
|
return (i < MAX_MODULE_READY_TIME) ? 0 : -EBUSY;
|
|
|
|
}
|
|
|
|
|
2012-10-29 20:56:29 -06:00
|
|
|
/**
|
|
|
|
* omap3xxx_cm_split_idlest_reg - split CM_IDLEST reg addr into its components
|
|
|
|
* @idlest_reg: CM_IDLEST* virtual address
|
|
|
|
* @prcm_inst: pointer to an s16 to return the PRCM instance offset
|
|
|
|
* @idlest_reg_id: pointer to a u8 to return the CM_IDLESTx register ID
|
|
|
|
*
|
|
|
|
* XXX This function is only needed until absolute register addresses are
|
|
|
|
* removed from the OMAP struct clk records.
|
|
|
|
*/
|
2017-02-09 02:24:37 -07:00
|
|
|
static int omap3xxx_cm_split_idlest_reg(struct clk_omap_reg *idlest_reg,
|
2014-10-27 09:39:24 -06:00
|
|
|
s16 *prcm_inst,
|
|
|
|
u8 *idlest_reg_id)
|
2012-10-29 20:56:29 -06:00
|
|
|
{
|
|
|
|
unsigned long offs;
|
|
|
|
u8 idlest_offs;
|
|
|
|
int i;
|
|
|
|
|
2017-02-09 02:24:37 -07:00
|
|
|
idlest_offs = idlest_reg->offset & 0xff;
|
2012-10-29 20:56:29 -06:00
|
|
|
for (i = 0; i < ARRAY_SIZE(omap3xxx_cm_idlest_offs); i++) {
|
|
|
|
if (idlest_offs == omap3xxx_cm_idlest_offs[i]) {
|
|
|
|
*idlest_reg_id = i + 1;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
if (i == ARRAY_SIZE(omap3xxx_cm_idlest_offs))
|
|
|
|
return -EINVAL;
|
|
|
|
|
2017-02-09 02:24:37 -07:00
|
|
|
offs = idlest_reg->offset;
|
2012-10-29 20:56:29 -06:00
|
|
|
offs &= 0xff00;
|
|
|
|
*prcm_inst = offs;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2012-10-21 01:01:11 -06:00
|
|
|
/* Clockdomain low-level operations */
|
|
|
|
|
|
|
|
static int omap3xxx_clkdm_add_sleepdep(struct clockdomain *clkdm1,
|
|
|
|
struct clockdomain *clkdm2)
|
|
|
|
{
|
|
|
|
omap2_cm_set_mod_reg_bits((1 << clkdm2->dep_bit),
|
|
|
|
clkdm1->pwrdm.ptr->prcm_offs,
|
|
|
|
OMAP3430_CM_SLEEPDEP);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int omap3xxx_clkdm_del_sleepdep(struct clockdomain *clkdm1,
|
|
|
|
struct clockdomain *clkdm2)
|
|
|
|
{
|
|
|
|
omap2_cm_clear_mod_reg_bits((1 << clkdm2->dep_bit),
|
|
|
|
clkdm1->pwrdm.ptr->prcm_offs,
|
|
|
|
OMAP3430_CM_SLEEPDEP);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int omap3xxx_clkdm_read_sleepdep(struct clockdomain *clkdm1,
|
|
|
|
struct clockdomain *clkdm2)
|
|
|
|
{
|
|
|
|
return omap2_cm_read_mod_bits_shift(clkdm1->pwrdm.ptr->prcm_offs,
|
|
|
|
OMAP3430_CM_SLEEPDEP,
|
|
|
|
(1 << clkdm2->dep_bit));
|
|
|
|
}
|
|
|
|
|
|
|
|
static int omap3xxx_clkdm_clear_all_sleepdeps(struct clockdomain *clkdm)
|
|
|
|
{
|
|
|
|
struct clkdm_dep *cd;
|
|
|
|
u32 mask = 0;
|
|
|
|
|
|
|
|
for (cd = clkdm->sleepdep_srcs; cd && cd->clkdm_name; cd++) {
|
|
|
|
if (!cd->clkdm)
|
|
|
|
continue; /* only happens if data is erroneous */
|
|
|
|
|
|
|
|
mask |= 1 << cd->clkdm->dep_bit;
|
2013-01-26 00:58:17 -07:00
|
|
|
cd->sleepdep_usecount = 0;
|
2012-10-21 01:01:11 -06:00
|
|
|
}
|
|
|
|
omap2_cm_clear_mod_reg_bits(mask, clkdm->pwrdm.ptr->prcm_offs,
|
|
|
|
OMAP3430_CM_SLEEPDEP);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int omap3xxx_clkdm_sleep(struct clockdomain *clkdm)
|
|
|
|
{
|
|
|
|
omap3xxx_cm_clkdm_force_sleep(clkdm->pwrdm.ptr->prcm_offs,
|
|
|
|
clkdm->clktrctrl_mask);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int omap3xxx_clkdm_wakeup(struct clockdomain *clkdm)
|
|
|
|
{
|
|
|
|
omap3xxx_cm_clkdm_force_wakeup(clkdm->pwrdm.ptr->prcm_offs,
|
|
|
|
clkdm->clktrctrl_mask);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static void omap3xxx_clkdm_allow_idle(struct clockdomain *clkdm)
|
|
|
|
{
|
2013-01-26 00:58:17 -07:00
|
|
|
if (clkdm->usecount > 0)
|
2013-01-26 00:58:17 -07:00
|
|
|
clkdm_add_autodeps(clkdm);
|
2012-10-21 01:01:11 -06:00
|
|
|
|
|
|
|
omap3xxx_cm_clkdm_enable_hwsup(clkdm->pwrdm.ptr->prcm_offs,
|
|
|
|
clkdm->clktrctrl_mask);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void omap3xxx_clkdm_deny_idle(struct clockdomain *clkdm)
|
|
|
|
{
|
|
|
|
omap3xxx_cm_clkdm_disable_hwsup(clkdm->pwrdm.ptr->prcm_offs,
|
|
|
|
clkdm->clktrctrl_mask);
|
|
|
|
|
2013-01-26 00:58:17 -07:00
|
|
|
if (clkdm->usecount > 0)
|
2013-01-26 00:58:17 -07:00
|
|
|
clkdm_del_autodeps(clkdm);
|
2012-10-21 01:01:11 -06:00
|
|
|
}
|
|
|
|
|
|
|
|
static int omap3xxx_clkdm_clk_enable(struct clockdomain *clkdm)
|
|
|
|
{
|
|
|
|
bool hwsup = false;
|
|
|
|
|
|
|
|
if (!clkdm->clktrctrl_mask)
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* The CLKDM_MISSING_IDLE_REPORTING flag documentation has
|
|
|
|
* more details on the unpleasant problem this is working
|
|
|
|
* around
|
|
|
|
*/
|
|
|
|
if ((clkdm->flags & CLKDM_MISSING_IDLE_REPORTING) &&
|
|
|
|
(clkdm->flags & CLKDM_CAN_FORCE_WAKEUP)) {
|
|
|
|
omap3xxx_clkdm_wakeup(clkdm);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
hwsup = omap3xxx_cm_is_clkdm_in_hwsup(clkdm->pwrdm.ptr->prcm_offs,
|
|
|
|
clkdm->clktrctrl_mask);
|
|
|
|
|
|
|
|
if (hwsup) {
|
|
|
|
/* Disable HW transitions when we are changing deps */
|
|
|
|
omap3xxx_cm_clkdm_disable_hwsup(clkdm->pwrdm.ptr->prcm_offs,
|
|
|
|
clkdm->clktrctrl_mask);
|
2013-01-26 00:58:17 -07:00
|
|
|
clkdm_add_autodeps(clkdm);
|
2012-10-21 01:01:11 -06:00
|
|
|
omap3xxx_cm_clkdm_enable_hwsup(clkdm->pwrdm.ptr->prcm_offs,
|
|
|
|
clkdm->clktrctrl_mask);
|
|
|
|
} else {
|
|
|
|
if (clkdm->flags & CLKDM_CAN_FORCE_WAKEUP)
|
|
|
|
omap3xxx_clkdm_wakeup(clkdm);
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int omap3xxx_clkdm_clk_disable(struct clockdomain *clkdm)
|
|
|
|
{
|
|
|
|
bool hwsup = false;
|
|
|
|
|
|
|
|
if (!clkdm->clktrctrl_mask)
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* The CLKDM_MISSING_IDLE_REPORTING flag documentation has
|
|
|
|
* more details on the unpleasant problem this is working
|
|
|
|
* around
|
|
|
|
*/
|
|
|
|
if (clkdm->flags & CLKDM_MISSING_IDLE_REPORTING &&
|
|
|
|
!(clkdm->flags & CLKDM_CAN_FORCE_SLEEP)) {
|
|
|
|
omap3xxx_cm_clkdm_enable_hwsup(clkdm->pwrdm.ptr->prcm_offs,
|
|
|
|
clkdm->clktrctrl_mask);
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
hwsup = omap3xxx_cm_is_clkdm_in_hwsup(clkdm->pwrdm.ptr->prcm_offs,
|
|
|
|
clkdm->clktrctrl_mask);
|
|
|
|
|
|
|
|
if (hwsup) {
|
|
|
|
/* Disable HW transitions when we are changing deps */
|
|
|
|
omap3xxx_cm_clkdm_disable_hwsup(clkdm->pwrdm.ptr->prcm_offs,
|
|
|
|
clkdm->clktrctrl_mask);
|
2013-01-26 00:58:17 -07:00
|
|
|
clkdm_del_autodeps(clkdm);
|
2012-10-21 01:01:11 -06:00
|
|
|
omap3xxx_cm_clkdm_enable_hwsup(clkdm->pwrdm.ptr->prcm_offs,
|
|
|
|
clkdm->clktrctrl_mask);
|
|
|
|
} else {
|
|
|
|
if (clkdm->flags & CLKDM_CAN_FORCE_SLEEP)
|
|
|
|
omap3xxx_clkdm_sleep(clkdm);
|
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
struct clkdm_ops omap3_clkdm_operations = {
|
|
|
|
.clkdm_add_wkdep = omap2_clkdm_add_wkdep,
|
|
|
|
.clkdm_del_wkdep = omap2_clkdm_del_wkdep,
|
|
|
|
.clkdm_read_wkdep = omap2_clkdm_read_wkdep,
|
|
|
|
.clkdm_clear_all_wkdeps = omap2_clkdm_clear_all_wkdeps,
|
|
|
|
.clkdm_add_sleepdep = omap3xxx_clkdm_add_sleepdep,
|
|
|
|
.clkdm_del_sleepdep = omap3xxx_clkdm_del_sleepdep,
|
|
|
|
.clkdm_read_sleepdep = omap3xxx_clkdm_read_sleepdep,
|
|
|
|
.clkdm_clear_all_sleepdeps = omap3xxx_clkdm_clear_all_sleepdeps,
|
|
|
|
.clkdm_sleep = omap3xxx_clkdm_sleep,
|
|
|
|
.clkdm_wakeup = omap3xxx_clkdm_wakeup,
|
|
|
|
.clkdm_allow_idle = omap3xxx_clkdm_allow_idle,
|
|
|
|
.clkdm_deny_idle = omap3xxx_clkdm_deny_idle,
|
|
|
|
.clkdm_clk_enable = omap3xxx_clkdm_clk_enable,
|
|
|
|
.clkdm_clk_disable = omap3xxx_clkdm_clk_disable,
|
|
|
|
};
|
|
|
|
|
2010-12-21 15:30:56 -07:00
|
|
|
/*
|
|
|
|
* Context save/restore code - OMAP3 only
|
|
|
|
*/
|
|
|
|
struct omap3_cm_regs {
|
|
|
|
u32 iva2_cm_clksel1;
|
|
|
|
u32 iva2_cm_clksel2;
|
|
|
|
u32 cm_sysconfig;
|
|
|
|
u32 sgx_cm_clksel;
|
|
|
|
u32 dss_cm_clksel;
|
|
|
|
u32 cam_cm_clksel;
|
|
|
|
u32 per_cm_clksel;
|
|
|
|
u32 emu_cm_clksel;
|
|
|
|
u32 emu_cm_clkstctrl;
|
OMAP3: PM: Do not rely on ROM code to restore CM_AUTOIDLE_PLL.AUTO_PERIPH_DPLL
As per OMAP3 erratum (i671), ROM code adds extra latencies while
restoring CM_AUTOIDLE_PLL register, if AUTO_PERIPH_DPLL is equal to 1.
This patch stores 0's in scratchpad content area corresponding to
AUTO_PERIPH_DPLL, to prevent ROM code to try to lock per DPLL, since
it won't respect proper programing scheme.
This register is then stored in prcm context. The saving and restore
is now done by kernel side.
Here follow the erratum description
DESCRIPTION
After OFF mode transition, among many restorations, the ROM Code restores the
CM_AUTOIDLE_PLL register, and after that, it tries to relock the PER DPLL.
In case the restoration data stored in scratchpad memory contains a field
CM_AUTOIDLE_PLL.AUTO_PERIPH_DPLL = 1, then the way the ROM Code restores and
locks the PER DPLL does not respect the PER DPLL programming scheme.
In that case, the DPLL might not lock. Meanwhile, when trying to lock the PER
DPLL, the ROM Code does not hang. Only extra latencies are introduced at
wake-up.
WORKAROUND
When saving the context-restore structure in scratchpad memory, in order to
respect the PER DPLL programming scheme, it is advised to store 0 in the
CM_AUTOIDLE_PLL.AUTO_PERIPH_DPLL field of the saved structure.
After wake-up, the application should store in CM_AUTOIDLE_PLL register the
right desired value.
Signed-off-by: Eduardo Valentin <eduardo.valentin@ti.com>
Signed-off-by: Paul Walmsley <paul@pwsan.com>
2011-04-13 09:21:07 -06:00
|
|
|
u32 pll_cm_autoidle;
|
2010-12-21 15:30:56 -07:00
|
|
|
u32 pll_cm_autoidle2;
|
|
|
|
u32 pll_cm_clksel4;
|
|
|
|
u32 pll_cm_clksel5;
|
|
|
|
u32 pll_cm_clken2;
|
|
|
|
u32 cm_polctrl;
|
|
|
|
u32 iva2_cm_fclken;
|
|
|
|
u32 iva2_cm_clken_pll;
|
|
|
|
u32 core_cm_fclken1;
|
|
|
|
u32 core_cm_fclken3;
|
|
|
|
u32 sgx_cm_fclken;
|
|
|
|
u32 wkup_cm_fclken;
|
|
|
|
u32 dss_cm_fclken;
|
|
|
|
u32 cam_cm_fclken;
|
|
|
|
u32 per_cm_fclken;
|
|
|
|
u32 usbhost_cm_fclken;
|
|
|
|
u32 core_cm_iclken1;
|
|
|
|
u32 core_cm_iclken2;
|
|
|
|
u32 core_cm_iclken3;
|
|
|
|
u32 sgx_cm_iclken;
|
|
|
|
u32 wkup_cm_iclken;
|
|
|
|
u32 dss_cm_iclken;
|
|
|
|
u32 cam_cm_iclken;
|
|
|
|
u32 per_cm_iclken;
|
|
|
|
u32 usbhost_cm_iclken;
|
|
|
|
u32 iva2_cm_autoidle2;
|
|
|
|
u32 mpu_cm_autoidle2;
|
|
|
|
u32 iva2_cm_clkstctrl;
|
|
|
|
u32 mpu_cm_clkstctrl;
|
|
|
|
u32 core_cm_clkstctrl;
|
|
|
|
u32 sgx_cm_clkstctrl;
|
|
|
|
u32 dss_cm_clkstctrl;
|
|
|
|
u32 cam_cm_clkstctrl;
|
|
|
|
u32 per_cm_clkstctrl;
|
|
|
|
u32 neon_cm_clkstctrl;
|
|
|
|
u32 usbhost_cm_clkstctrl;
|
|
|
|
u32 core_cm_autoidle1;
|
|
|
|
u32 core_cm_autoidle2;
|
|
|
|
u32 core_cm_autoidle3;
|
|
|
|
u32 wkup_cm_autoidle;
|
|
|
|
u32 dss_cm_autoidle;
|
|
|
|
u32 cam_cm_autoidle;
|
|
|
|
u32 per_cm_autoidle;
|
|
|
|
u32 usbhost_cm_autoidle;
|
|
|
|
u32 sgx_cm_sleepdep;
|
|
|
|
u32 dss_cm_sleepdep;
|
|
|
|
u32 cam_cm_sleepdep;
|
|
|
|
u32 per_cm_sleepdep;
|
|
|
|
u32 usbhost_cm_sleepdep;
|
|
|
|
u32 cm_clkout_ctrl;
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct omap3_cm_regs cm_context;
|
|
|
|
|
|
|
|
void omap3_cm_save_context(void)
|
|
|
|
{
|
|
|
|
cm_context.iva2_cm_clksel1 =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430_IVA2_MOD, CM_CLKSEL1);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.iva2_cm_clksel2 =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430_IVA2_MOD, CM_CLKSEL2);
|
2014-03-04 09:19:01 -07:00
|
|
|
cm_context.cm_sysconfig =
|
|
|
|
omap2_cm_read_mod_reg(OCP_MOD, OMAP3430_CM_SYSCONFIG);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.sgx_cm_clksel =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430ES2_SGX_MOD, CM_CLKSEL);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.dss_cm_clksel =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430_DSS_MOD, CM_CLKSEL);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.cam_cm_clksel =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430_CAM_MOD, CM_CLKSEL);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.per_cm_clksel =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430_PER_MOD, CM_CLKSEL);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.emu_cm_clksel =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430_EMU_MOD, CM_CLKSEL1);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.emu_cm_clkstctrl =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430_EMU_MOD, OMAP2_CM_CLKSTCTRL);
|
OMAP3: PM: Do not rely on ROM code to restore CM_AUTOIDLE_PLL.AUTO_PERIPH_DPLL
As per OMAP3 erratum (i671), ROM code adds extra latencies while
restoring CM_AUTOIDLE_PLL register, if AUTO_PERIPH_DPLL is equal to 1.
This patch stores 0's in scratchpad content area corresponding to
AUTO_PERIPH_DPLL, to prevent ROM code to try to lock per DPLL, since
it won't respect proper programing scheme.
This register is then stored in prcm context. The saving and restore
is now done by kernel side.
Here follow the erratum description
DESCRIPTION
After OFF mode transition, among many restorations, the ROM Code restores the
CM_AUTOIDLE_PLL register, and after that, it tries to relock the PER DPLL.
In case the restoration data stored in scratchpad memory contains a field
CM_AUTOIDLE_PLL.AUTO_PERIPH_DPLL = 1, then the way the ROM Code restores and
locks the PER DPLL does not respect the PER DPLL programming scheme.
In that case, the DPLL might not lock. Meanwhile, when trying to lock the PER
DPLL, the ROM Code does not hang. Only extra latencies are introduced at
wake-up.
WORKAROUND
When saving the context-restore structure in scratchpad memory, in order to
respect the PER DPLL programming scheme, it is advised to store 0 in the
CM_AUTOIDLE_PLL.AUTO_PERIPH_DPLL field of the saved structure.
After wake-up, the application should store in CM_AUTOIDLE_PLL register the
right desired value.
Signed-off-by: Eduardo Valentin <eduardo.valentin@ti.com>
Signed-off-by: Paul Walmsley <paul@pwsan.com>
2011-04-13 09:21:07 -06:00
|
|
|
/*
|
|
|
|
* As per erratum i671, ROM code does not respect the PER DPLL
|
|
|
|
* programming scheme if CM_AUTOIDLE_PLL.AUTO_PERIPH_DPLL == 1.
|
|
|
|
* In this case, even though this register has been saved in
|
|
|
|
* scratchpad contents, we need to restore AUTO_PERIPH_DPLL
|
|
|
|
* by ourselves. So, we need to save it anyway.
|
|
|
|
*/
|
|
|
|
cm_context.pll_cm_autoidle =
|
|
|
|
omap2_cm_read_mod_reg(PLL_MOD, CM_AUTOIDLE);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.pll_cm_autoidle2 =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(PLL_MOD, CM_AUTOIDLE2);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.pll_cm_clksel4 =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(PLL_MOD, OMAP3430ES2_CM_CLKSEL4);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.pll_cm_clksel5 =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(PLL_MOD, OMAP3430ES2_CM_CLKSEL5);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.pll_cm_clken2 =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(PLL_MOD, OMAP3430ES2_CM_CLKEN2);
|
2014-03-04 09:19:01 -07:00
|
|
|
cm_context.cm_polctrl =
|
|
|
|
omap2_cm_read_mod_reg(OCP_MOD, OMAP3430_CM_POLCTRL);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.iva2_cm_fclken =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430_IVA2_MOD, CM_FCLKEN);
|
|
|
|
cm_context.iva2_cm_clken_pll =
|
|
|
|
omap2_cm_read_mod_reg(OMAP3430_IVA2_MOD, OMAP3430_CM_CLKEN_PLL);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.core_cm_fclken1 =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(CORE_MOD, CM_FCLKEN1);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.core_cm_fclken3 =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(CORE_MOD, OMAP3430ES2_CM_FCLKEN3);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.sgx_cm_fclken =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430ES2_SGX_MOD, CM_FCLKEN);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.wkup_cm_fclken =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(WKUP_MOD, CM_FCLKEN);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.dss_cm_fclken =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430_DSS_MOD, CM_FCLKEN);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.cam_cm_fclken =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430_CAM_MOD, CM_FCLKEN);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.per_cm_fclken =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430_PER_MOD, CM_FCLKEN);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.usbhost_cm_fclken =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430ES2_USBHOST_MOD, CM_FCLKEN);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.core_cm_iclken1 =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(CORE_MOD, CM_ICLKEN1);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.core_cm_iclken2 =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(CORE_MOD, CM_ICLKEN2);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.core_cm_iclken3 =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(CORE_MOD, CM_ICLKEN3);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.sgx_cm_iclken =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430ES2_SGX_MOD, CM_ICLKEN);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.wkup_cm_iclken =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(WKUP_MOD, CM_ICLKEN);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.dss_cm_iclken =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430_DSS_MOD, CM_ICLKEN);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.cam_cm_iclken =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430_CAM_MOD, CM_ICLKEN);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.per_cm_iclken =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430_PER_MOD, CM_ICLKEN);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.usbhost_cm_iclken =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430ES2_USBHOST_MOD, CM_ICLKEN);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.iva2_cm_autoidle2 =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430_IVA2_MOD, CM_AUTOIDLE2);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.mpu_cm_autoidle2 =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(MPU_MOD, CM_AUTOIDLE2);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.iva2_cm_clkstctrl =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430_IVA2_MOD, OMAP2_CM_CLKSTCTRL);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.mpu_cm_clkstctrl =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(MPU_MOD, OMAP2_CM_CLKSTCTRL);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.core_cm_clkstctrl =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(CORE_MOD, OMAP2_CM_CLKSTCTRL);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.sgx_cm_clkstctrl =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430ES2_SGX_MOD, OMAP2_CM_CLKSTCTRL);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.dss_cm_clkstctrl =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430_DSS_MOD, OMAP2_CM_CLKSTCTRL);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.cam_cm_clkstctrl =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430_CAM_MOD, OMAP2_CM_CLKSTCTRL);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.per_cm_clkstctrl =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430_PER_MOD, OMAP2_CM_CLKSTCTRL);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.neon_cm_clkstctrl =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430_NEON_MOD, OMAP2_CM_CLKSTCTRL);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.usbhost_cm_clkstctrl =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430ES2_USBHOST_MOD,
|
|
|
|
OMAP2_CM_CLKSTCTRL);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.core_cm_autoidle1 =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(CORE_MOD, CM_AUTOIDLE1);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.core_cm_autoidle2 =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(CORE_MOD, CM_AUTOIDLE2);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.core_cm_autoidle3 =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(CORE_MOD, CM_AUTOIDLE3);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.wkup_cm_autoidle =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(WKUP_MOD, CM_AUTOIDLE);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.dss_cm_autoidle =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430_DSS_MOD, CM_AUTOIDLE);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.cam_cm_autoidle =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430_CAM_MOD, CM_AUTOIDLE);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.per_cm_autoidle =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430_PER_MOD, CM_AUTOIDLE);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.usbhost_cm_autoidle =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430ES2_USBHOST_MOD, CM_AUTOIDLE);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.sgx_cm_sleepdep =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430ES2_SGX_MOD,
|
|
|
|
OMAP3430_CM_SLEEPDEP);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.dss_cm_sleepdep =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430_DSS_MOD, OMAP3430_CM_SLEEPDEP);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.cam_cm_sleepdep =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430_CAM_MOD, OMAP3430_CM_SLEEPDEP);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.per_cm_sleepdep =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430_PER_MOD, OMAP3430_CM_SLEEPDEP);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.usbhost_cm_sleepdep =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430ES2_USBHOST_MOD,
|
|
|
|
OMAP3430_CM_SLEEPDEP);
|
2010-12-21 15:30:56 -07:00
|
|
|
cm_context.cm_clkout_ctrl =
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_read_mod_reg(OMAP3430_CCR_MOD,
|
|
|
|
OMAP3_CM_CLKOUT_CTRL_OFFSET);
|
2010-12-21 15:30:56 -07:00
|
|
|
}
|
|
|
|
|
|
|
|
void omap3_cm_restore_context(void)
|
|
|
|
{
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_write_mod_reg(cm_context.iva2_cm_clksel1, OMAP3430_IVA2_MOD,
|
|
|
|
CM_CLKSEL1);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.iva2_cm_clksel2, OMAP3430_IVA2_MOD,
|
|
|
|
CM_CLKSEL2);
|
2014-03-04 09:19:01 -07:00
|
|
|
omap2_cm_write_mod_reg(cm_context.cm_sysconfig, OCP_MOD,
|
|
|
|
OMAP3430_CM_SYSCONFIG);
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_write_mod_reg(cm_context.sgx_cm_clksel, OMAP3430ES2_SGX_MOD,
|
|
|
|
CM_CLKSEL);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.dss_cm_clksel, OMAP3430_DSS_MOD,
|
|
|
|
CM_CLKSEL);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.cam_cm_clksel, OMAP3430_CAM_MOD,
|
|
|
|
CM_CLKSEL);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.per_cm_clksel, OMAP3430_PER_MOD,
|
|
|
|
CM_CLKSEL);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.emu_cm_clksel, OMAP3430_EMU_MOD,
|
|
|
|
CM_CLKSEL1);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.emu_cm_clkstctrl, OMAP3430_EMU_MOD,
|
|
|
|
OMAP2_CM_CLKSTCTRL);
|
OMAP3: PM: Do not rely on ROM code to restore CM_AUTOIDLE_PLL.AUTO_PERIPH_DPLL
As per OMAP3 erratum (i671), ROM code adds extra latencies while
restoring CM_AUTOIDLE_PLL register, if AUTO_PERIPH_DPLL is equal to 1.
This patch stores 0's in scratchpad content area corresponding to
AUTO_PERIPH_DPLL, to prevent ROM code to try to lock per DPLL, since
it won't respect proper programing scheme.
This register is then stored in prcm context. The saving and restore
is now done by kernel side.
Here follow the erratum description
DESCRIPTION
After OFF mode transition, among many restorations, the ROM Code restores the
CM_AUTOIDLE_PLL register, and after that, it tries to relock the PER DPLL.
In case the restoration data stored in scratchpad memory contains a field
CM_AUTOIDLE_PLL.AUTO_PERIPH_DPLL = 1, then the way the ROM Code restores and
locks the PER DPLL does not respect the PER DPLL programming scheme.
In that case, the DPLL might not lock. Meanwhile, when trying to lock the PER
DPLL, the ROM Code does not hang. Only extra latencies are introduced at
wake-up.
WORKAROUND
When saving the context-restore structure in scratchpad memory, in order to
respect the PER DPLL programming scheme, it is advised to store 0 in the
CM_AUTOIDLE_PLL.AUTO_PERIPH_DPLL field of the saved structure.
After wake-up, the application should store in CM_AUTOIDLE_PLL register the
right desired value.
Signed-off-by: Eduardo Valentin <eduardo.valentin@ti.com>
Signed-off-by: Paul Walmsley <paul@pwsan.com>
2011-04-13 09:21:07 -06:00
|
|
|
/*
|
|
|
|
* As per erratum i671, ROM code does not respect the PER DPLL
|
|
|
|
* programming scheme if CM_AUTOIDLE_PLL.AUTO_PERIPH_DPLL == 1.
|
|
|
|
* In this case, we need to restore AUTO_PERIPH_DPLL by ourselves.
|
|
|
|
*/
|
|
|
|
omap2_cm_write_mod_reg(cm_context.pll_cm_autoidle, PLL_MOD,
|
|
|
|
CM_AUTOIDLE);
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_write_mod_reg(cm_context.pll_cm_autoidle2, PLL_MOD,
|
|
|
|
CM_AUTOIDLE2);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.pll_cm_clksel4, PLL_MOD,
|
|
|
|
OMAP3430ES2_CM_CLKSEL4);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.pll_cm_clksel5, PLL_MOD,
|
|
|
|
OMAP3430ES2_CM_CLKSEL5);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.pll_cm_clken2, PLL_MOD,
|
|
|
|
OMAP3430ES2_CM_CLKEN2);
|
2014-03-04 09:19:01 -07:00
|
|
|
omap2_cm_write_mod_reg(cm_context.cm_polctrl, OCP_MOD,
|
|
|
|
OMAP3430_CM_POLCTRL);
|
2010-12-21 21:05:14 -07:00
|
|
|
omap2_cm_write_mod_reg(cm_context.iva2_cm_fclken, OMAP3430_IVA2_MOD,
|
|
|
|
CM_FCLKEN);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.iva2_cm_clken_pll, OMAP3430_IVA2_MOD,
|
|
|
|
OMAP3430_CM_CLKEN_PLL);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.core_cm_fclken1, CORE_MOD,
|
|
|
|
CM_FCLKEN1);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.core_cm_fclken3, CORE_MOD,
|
|
|
|
OMAP3430ES2_CM_FCLKEN3);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.sgx_cm_fclken, OMAP3430ES2_SGX_MOD,
|
|
|
|
CM_FCLKEN);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.wkup_cm_fclken, WKUP_MOD, CM_FCLKEN);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.dss_cm_fclken, OMAP3430_DSS_MOD,
|
|
|
|
CM_FCLKEN);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.cam_cm_fclken, OMAP3430_CAM_MOD,
|
|
|
|
CM_FCLKEN);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.per_cm_fclken, OMAP3430_PER_MOD,
|
|
|
|
CM_FCLKEN);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.usbhost_cm_fclken,
|
|
|
|
OMAP3430ES2_USBHOST_MOD, CM_FCLKEN);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.core_cm_iclken1, CORE_MOD,
|
|
|
|
CM_ICLKEN1);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.core_cm_iclken2, CORE_MOD,
|
|
|
|
CM_ICLKEN2);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.core_cm_iclken3, CORE_MOD,
|
|
|
|
CM_ICLKEN3);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.sgx_cm_iclken, OMAP3430ES2_SGX_MOD,
|
|
|
|
CM_ICLKEN);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.wkup_cm_iclken, WKUP_MOD, CM_ICLKEN);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.dss_cm_iclken, OMAP3430_DSS_MOD,
|
|
|
|
CM_ICLKEN);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.cam_cm_iclken, OMAP3430_CAM_MOD,
|
|
|
|
CM_ICLKEN);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.per_cm_iclken, OMAP3430_PER_MOD,
|
|
|
|
CM_ICLKEN);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.usbhost_cm_iclken,
|
|
|
|
OMAP3430ES2_USBHOST_MOD, CM_ICLKEN);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.iva2_cm_autoidle2, OMAP3430_IVA2_MOD,
|
|
|
|
CM_AUTOIDLE2);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.mpu_cm_autoidle2, MPU_MOD,
|
|
|
|
CM_AUTOIDLE2);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.iva2_cm_clkstctrl, OMAP3430_IVA2_MOD,
|
|
|
|
OMAP2_CM_CLKSTCTRL);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.mpu_cm_clkstctrl, MPU_MOD,
|
|
|
|
OMAP2_CM_CLKSTCTRL);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.core_cm_clkstctrl, CORE_MOD,
|
|
|
|
OMAP2_CM_CLKSTCTRL);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.sgx_cm_clkstctrl, OMAP3430ES2_SGX_MOD,
|
|
|
|
OMAP2_CM_CLKSTCTRL);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.dss_cm_clkstctrl, OMAP3430_DSS_MOD,
|
|
|
|
OMAP2_CM_CLKSTCTRL);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.cam_cm_clkstctrl, OMAP3430_CAM_MOD,
|
|
|
|
OMAP2_CM_CLKSTCTRL);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.per_cm_clkstctrl, OMAP3430_PER_MOD,
|
|
|
|
OMAP2_CM_CLKSTCTRL);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.neon_cm_clkstctrl, OMAP3430_NEON_MOD,
|
|
|
|
OMAP2_CM_CLKSTCTRL);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.usbhost_cm_clkstctrl,
|
|
|
|
OMAP3430ES2_USBHOST_MOD, OMAP2_CM_CLKSTCTRL);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.core_cm_autoidle1, CORE_MOD,
|
|
|
|
CM_AUTOIDLE1);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.core_cm_autoidle2, CORE_MOD,
|
|
|
|
CM_AUTOIDLE2);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.core_cm_autoidle3, CORE_MOD,
|
|
|
|
CM_AUTOIDLE3);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.wkup_cm_autoidle, WKUP_MOD,
|
|
|
|
CM_AUTOIDLE);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.dss_cm_autoidle, OMAP3430_DSS_MOD,
|
|
|
|
CM_AUTOIDLE);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.cam_cm_autoidle, OMAP3430_CAM_MOD,
|
|
|
|
CM_AUTOIDLE);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.per_cm_autoidle, OMAP3430_PER_MOD,
|
|
|
|
CM_AUTOIDLE);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.usbhost_cm_autoidle,
|
|
|
|
OMAP3430ES2_USBHOST_MOD, CM_AUTOIDLE);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.sgx_cm_sleepdep, OMAP3430ES2_SGX_MOD,
|
|
|
|
OMAP3430_CM_SLEEPDEP);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.dss_cm_sleepdep, OMAP3430_DSS_MOD,
|
|
|
|
OMAP3430_CM_SLEEPDEP);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.cam_cm_sleepdep, OMAP3430_CAM_MOD,
|
|
|
|
OMAP3430_CM_SLEEPDEP);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.per_cm_sleepdep, OMAP3430_PER_MOD,
|
|
|
|
OMAP3430_CM_SLEEPDEP);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.usbhost_cm_sleepdep,
|
|
|
|
OMAP3430ES2_USBHOST_MOD, OMAP3430_CM_SLEEPDEP);
|
|
|
|
omap2_cm_write_mod_reg(cm_context.cm_clkout_ctrl, OMAP3430_CCR_MOD,
|
|
|
|
OMAP3_CM_CLKOUT_CTRL_OFFSET);
|
2010-12-21 15:30:56 -07:00
|
|
|
}
|
2012-10-29 20:56:29 -06:00
|
|
|
|
2013-10-11 10:15:34 -06:00
|
|
|
void omap3_cm_save_scratchpad_contents(u32 *ptr)
|
|
|
|
{
|
|
|
|
*ptr++ = omap2_cm_read_mod_reg(CORE_MOD, CM_CLKSEL);
|
|
|
|
*ptr++ = omap2_cm_read_mod_reg(WKUP_MOD, CM_CLKSEL);
|
|
|
|
*ptr++ = omap2_cm_read_mod_reg(PLL_MOD, CM_CLKEN);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* As per erratum i671, ROM code does not respect the PER DPLL
|
|
|
|
* programming scheme if CM_AUTOIDLE_PLL..AUTO_PERIPH_DPLL == 1.
|
2016-05-21 05:50:07 -06:00
|
|
|
* Then, in any case, clear these bits to avoid extra latencies.
|
2013-10-11 10:15:34 -06:00
|
|
|
*/
|
|
|
|
*ptr++ = omap2_cm_read_mod_reg(PLL_MOD, CM_AUTOIDLE) &
|
|
|
|
~OMAP3430_AUTO_PERIPH_DPLL_MASK;
|
|
|
|
*ptr++ = omap2_cm_read_mod_reg(PLL_MOD, OMAP3430_CM_CLKSEL1_PLL);
|
|
|
|
*ptr++ = omap2_cm_read_mod_reg(PLL_MOD, OMAP3430_CM_CLKSEL2_PLL);
|
|
|
|
*ptr++ = omap2_cm_read_mod_reg(PLL_MOD, OMAP3430_CM_CLKSEL3);
|
|
|
|
*ptr++ = omap2_cm_read_mod_reg(MPU_MOD, OMAP3430_CM_CLKEN_PLL);
|
|
|
|
*ptr++ = omap2_cm_read_mod_reg(MPU_MOD, OMAP3430_CM_AUTOIDLE_PLL);
|
|
|
|
*ptr++ = omap2_cm_read_mod_reg(MPU_MOD, OMAP3430_CM_CLKSEL1_PLL);
|
|
|
|
*ptr++ = omap2_cm_read_mod_reg(MPU_MOD, OMAP3430_CM_CLKSEL2_PLL);
|
|
|
|
}
|
|
|
|
|
2012-10-29 20:56:29 -06:00
|
|
|
/*
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
|
|
|
static struct cm_ll_data omap3xxx_cm_ll_data = {
|
|
|
|
.split_idlest_reg = &omap3xxx_cm_split_idlest_reg,
|
|
|
|
.wait_module_ready = &omap3xxx_cm_wait_module_ready,
|
|
|
|
};
|
|
|
|
|
2014-11-21 06:51:37 -07:00
|
|
|
int __init omap3xxx_cm_init(const struct omap_prcm_init_data *data)
|
2012-10-29 20:56:29 -06:00
|
|
|
{
|
2017-05-31 09:00:00 -06:00
|
|
|
omap2_clk_legacy_provider_init(TI_CLKM_CM, cm_base.va +
|
|
|
|
OMAP3430_IVA2_MOD);
|
2012-10-29 20:56:29 -06:00
|
|
|
return cm_register(&omap3xxx_cm_ll_data);
|
|
|
|
}
|
|
|
|
|
|
|
|
static void __exit omap3xxx_cm_exit(void)
|
|
|
|
{
|
2014-03-04 09:19:03 -07:00
|
|
|
cm_unregister(&omap3xxx_cm_ll_data);
|
2012-10-29 20:56:29 -06:00
|
|
|
}
|
|
|
|
__exitcall(omap3xxx_cm_exit);
|