2019-02-17 06:50:30 -07:00
|
|
|
* MediaTek Universal Asynchronous Receiver/Transmitter (UART)
|
2014-09-09 09:31:43 -06:00
|
|
|
|
|
|
|
Required properties:
|
|
|
|
- compatible should contain:
|
2015-10-20 00:34:30 -06:00
|
|
|
* "mediatek,mt2701-uart" for MT2701 compatible UARTS
|
2017-08-04 05:59:36 -06:00
|
|
|
* "mediatek,mt2712-uart" for MT2712 compatible UARTS
|
2015-10-20 00:34:30 -06:00
|
|
|
* "mediatek,mt6580-uart" for MT6580 compatible UARTS
|
|
|
|
* "mediatek,mt6582-uart" for MT6582 compatible UARTS
|
|
|
|
* "mediatek,mt6589-uart" for MT6589 compatible UARTS
|
2016-06-28 20:09:32 -06:00
|
|
|
* "mediatek,mt6755-uart" for MT6755 compatible UARTS
|
2018-07-03 19:52:52 -06:00
|
|
|
* "mediatek,mt6765-uart" for MT6765 compatible UARTS
|
2015-10-20 00:34:30 -06:00
|
|
|
* "mediatek,mt6795-uart" for MT6795 compatible UARTS
|
2017-04-07 19:20:26 -06:00
|
|
|
* "mediatek,mt6797-uart" for MT6797 compatible UARTS
|
2017-05-31 11:28:59 -06:00
|
|
|
* "mediatek,mt7622-uart" for MT7622 compatible UARTS
|
2016-01-05 09:24:26 -07:00
|
|
|
* "mediatek,mt7623-uart" for MT7623 compatible UARTS
|
2019-02-17 06:50:30 -07:00
|
|
|
* "mediatek,mt7629-uart" for MT7629 compatible UARTS
|
2014-10-22 07:12:00 -06:00
|
|
|
* "mediatek,mt8127-uart" for MT8127 compatible UARTS
|
2015-10-20 00:34:30 -06:00
|
|
|
* "mediatek,mt8135-uart" for MT8135 compatible UARTS
|
2015-12-01 02:14:00 -07:00
|
|
|
* "mediatek,mt8173-uart" for MT8173 compatible UARTS
|
2019-03-11 02:54:31 -06:00
|
|
|
* "mediatek,mt8183-uart", "mediatek,mt6577-uart" for MT8183 compatible UARTS
|
2019-03-23 15:16:08 -06:00
|
|
|
* "mediatek,mt8516-uart" for MT8516 compatible UARTS
|
2015-10-20 00:34:30 -06:00
|
|
|
* "mediatek,mt6577-uart" for MT6577 and all of the above
|
2014-09-09 09:31:43 -06:00
|
|
|
|
|
|
|
- reg: The base address of the UART register bank.
|
|
|
|
|
2019-06-19 02:41:10 -06:00
|
|
|
- interrupts:
|
|
|
|
index 0: an interrupt specifier for the UART controller itself
|
|
|
|
index 1: optional, an interrupt specifier with edge sensitivity on Rx pin to
|
|
|
|
support Rx in-band wake up. If one would like to use this feature,
|
|
|
|
one must create an addtional pinctrl to reconfigure Rx pin to normal
|
|
|
|
GPIO before suspend.
|
2014-09-09 09:31:43 -06:00
|
|
|
|
2015-04-27 00:49:57 -06:00
|
|
|
- clocks : Must contain an entry for each entry in clock-names.
|
|
|
|
See ../clocks/clock-bindings.txt for details.
|
|
|
|
- clock-names:
|
|
|
|
- "baud": The clock the baudrate is derived from
|
|
|
|
- "bus": The bus clock for register accesses (optional)
|
|
|
|
|
|
|
|
For compatibility with older device trees an unnamed clock is used for the
|
|
|
|
baud clock if the baudclk does not exist. Do not use this for new designs.
|
2014-09-09 09:31:43 -06:00
|
|
|
|
|
|
|
Example:
|
|
|
|
|
|
|
|
uart0: serial@11006000 {
|
|
|
|
compatible = "mediatek,mt6589-uart", "mediatek,mt6577-uart";
|
|
|
|
reg = <0x11006000 0x400>;
|
2019-06-19 02:41:10 -06:00
|
|
|
interrupts = <GIC_SPI 51 IRQ_TYPE_LEVEL_LOW>,
|
|
|
|
<GIC_SPI 52 IRQ_TYPE_EDGE_FALLING>;
|
2015-04-27 00:49:57 -06:00
|
|
|
clocks = <&uart_clk>, <&bus_clk>;
|
|
|
|
clock-names = "baud", "bus";
|
2019-06-19 02:41:10 -06:00
|
|
|
pinctrl-names = "default", "sleep";
|
|
|
|
pinctrl-0 = <&uart_pin>;
|
|
|
|
pinctrl-1 = <&uart_pin_sleep>;
|
2014-09-09 09:31:43 -06:00
|
|
|
};
|