2013-01-08 14:04:28 -07:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2012 Texas Instruments
|
|
|
|
* Author: Rob Clark <robdclark@gmail.com>
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
|
|
* under the terms of the GNU General Public License version 2 as published by
|
|
|
|
* the Free Software Foundation.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful, but WITHOUT
|
|
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
|
|
* more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License along with
|
|
|
|
* this program. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifndef __TILCDC_DRV_H__
|
|
|
|
#define __TILCDC_DRV_H__
|
|
|
|
|
|
|
|
#include <linux/clk.h>
|
|
|
|
#include <linux/cpufreq.h>
|
|
|
|
#include <linux/module.h>
|
|
|
|
#include <linux/platform_device.h>
|
|
|
|
#include <linux/pm.h>
|
|
|
|
#include <linux/pm_runtime.h>
|
|
|
|
#include <linux/slab.h>
|
|
|
|
#include <linux/of.h>
|
|
|
|
#include <linux/of_device.h>
|
|
|
|
#include <linux/list.h>
|
|
|
|
|
|
|
|
#include <drm/drmP.h>
|
|
|
|
#include <drm/drm_crtc_helper.h>
|
|
|
|
#include <drm/drm_gem_cma_helper.h>
|
|
|
|
#include <drm/drm_fb_cma_helper.h>
|
|
|
|
|
2013-06-21 12:52:23 -06:00
|
|
|
/* Defaulting to pixel clock defined on AM335x */
|
|
|
|
#define TILCDC_DEFAULT_MAX_PIXELCLOCK 126000
|
|
|
|
/* Defaulting to max width as defined on AM335x */
|
|
|
|
#define TILCDC_DEFAULT_MAX_WIDTH 2048
|
|
|
|
/*
|
|
|
|
* This may need some tweaking, but want to allow at least 1280x1024@60
|
|
|
|
* with optimized DDR & EMIF settings tweaked 1920x1080@24 appears to
|
|
|
|
* be supportable
|
|
|
|
*/
|
|
|
|
#define TILCDC_DEFAULT_MAX_BANDWIDTH (1280*1024*60)
|
|
|
|
|
|
|
|
|
2013-01-08 14:04:28 -07:00
|
|
|
struct tilcdc_drm_private {
|
|
|
|
void __iomem *mmio;
|
|
|
|
|
|
|
|
struct clk *clk; /* functional clock */
|
|
|
|
int rev; /* IP revision */
|
|
|
|
|
|
|
|
/* don't attempt resolutions w/ higher W * H * Hz: */
|
|
|
|
uint32_t max_bandwidth;
|
2013-06-21 12:52:23 -06:00
|
|
|
/*
|
|
|
|
* Pixel Clock will be restricted to some value as
|
|
|
|
* defined in the device datasheet measured in KHz
|
|
|
|
*/
|
|
|
|
uint32_t max_pixelclock;
|
|
|
|
/*
|
|
|
|
* Max allowable width is limited on a per device basis
|
|
|
|
* measured in pixels
|
|
|
|
*/
|
|
|
|
uint32_t max_width;
|
2013-01-08 14:04:28 -07:00
|
|
|
|
2016-06-16 02:28:23 -06:00
|
|
|
/* The context for pm susped/resume cycle is stored here */
|
|
|
|
struct drm_atomic_state *saved_state;
|
2013-01-08 14:04:28 -07:00
|
|
|
|
|
|
|
#ifdef CONFIG_CPU_FREQ
|
|
|
|
struct notifier_block freq_transition;
|
|
|
|
unsigned int lcd_fck_rate;
|
|
|
|
#endif
|
|
|
|
|
|
|
|
struct workqueue_struct *wq;
|
|
|
|
|
|
|
|
struct drm_fbdev_cma *fbdev;
|
|
|
|
|
|
|
|
struct drm_crtc *crtc;
|
|
|
|
|
|
|
|
unsigned int num_encoders;
|
|
|
|
struct drm_encoder *encoders[8];
|
|
|
|
|
|
|
|
unsigned int num_connectors;
|
|
|
|
struct drm_connector *connectors[8];
|
2015-02-10 05:13:23 -07:00
|
|
|
const struct drm_connector_helper_funcs *connector_funcs[8];
|
|
|
|
|
|
|
|
bool is_componentized;
|
2013-01-08 14:04:28 -07:00
|
|
|
};
|
|
|
|
|
|
|
|
/* Sub-module for display. Since we don't know at compile time what panels
|
|
|
|
* or display adapter(s) might be present (for ex, off chip dvi/tfp410,
|
|
|
|
* hdmi encoder, various lcd panels), the connector/encoder(s) are split into
|
|
|
|
* separate drivers. If they are probed and found to be present, they
|
|
|
|
* register themselves with tilcdc_register_module().
|
|
|
|
*/
|
|
|
|
struct tilcdc_module;
|
|
|
|
|
|
|
|
struct tilcdc_module_ops {
|
|
|
|
/* create appropriate encoders/connectors: */
|
|
|
|
int (*modeset_init)(struct tilcdc_module *mod, struct drm_device *dev);
|
|
|
|
#ifdef CONFIG_DEBUG_FS
|
|
|
|
/* create debugfs nodes (can be NULL): */
|
|
|
|
int (*debugfs_init)(struct tilcdc_module *mod, struct drm_minor *minor);
|
|
|
|
/* cleanup debugfs nodes (can be NULL): */
|
|
|
|
void (*debugfs_cleanup)(struct tilcdc_module *mod, struct drm_minor *minor);
|
|
|
|
#endif
|
|
|
|
};
|
|
|
|
|
|
|
|
struct tilcdc_module {
|
|
|
|
const char *name;
|
|
|
|
struct list_head list;
|
|
|
|
const struct tilcdc_module_ops *funcs;
|
2013-06-18 16:18:31 -06:00
|
|
|
unsigned int preferred_bpp;
|
2013-01-08 14:04:28 -07:00
|
|
|
};
|
|
|
|
|
|
|
|
void tilcdc_module_init(struct tilcdc_module *mod, const char *name,
|
|
|
|
const struct tilcdc_module_ops *funcs);
|
|
|
|
void tilcdc_module_cleanup(struct tilcdc_module *mod);
|
|
|
|
|
|
|
|
/* Panel config that needs to be set in the crtc, but is not coming from
|
|
|
|
* the mode timings. The display module is expected to call
|
|
|
|
* tilcdc_crtc_set_panel_info() to set this during modeset.
|
|
|
|
*/
|
|
|
|
struct tilcdc_panel_info {
|
|
|
|
|
|
|
|
/* AC Bias Pin Frequency */
|
|
|
|
uint32_t ac_bias;
|
|
|
|
|
|
|
|
/* AC Bias Pin Transitions per Interrupt */
|
|
|
|
uint32_t ac_bias_intrpt;
|
|
|
|
|
|
|
|
/* DMA burst size */
|
|
|
|
uint32_t dma_burst_sz;
|
|
|
|
|
|
|
|
/* Bits per pixel */
|
|
|
|
uint32_t bpp;
|
|
|
|
|
|
|
|
/* FIFO DMA Request Delay */
|
|
|
|
uint32_t fdd;
|
|
|
|
|
|
|
|
/* TFT Alternative Signal Mapping (Only for active) */
|
|
|
|
bool tft_alt_mode;
|
|
|
|
|
|
|
|
/* Invert pixel clock */
|
|
|
|
bool invert_pxl_clk;
|
|
|
|
|
|
|
|
/* Horizontal and Vertical Sync Edge: 0=rising 1=falling */
|
|
|
|
uint32_t sync_edge;
|
|
|
|
|
|
|
|
/* Horizontal and Vertical Sync: Control: 0=ignore */
|
|
|
|
uint32_t sync_ctrl;
|
|
|
|
|
|
|
|
/* Raster Data Order Select: 1=Most-to-least 0=Least-to-most */
|
|
|
|
uint32_t raster_order;
|
|
|
|
|
|
|
|
/* DMA FIFO threshold */
|
|
|
|
uint32_t fifo_th;
|
|
|
|
};
|
|
|
|
|
|
|
|
#define DBG(fmt, ...) DRM_DEBUG(fmt"\n", ##__VA_ARGS__)
|
|
|
|
|
|
|
|
struct drm_crtc *tilcdc_crtc_create(struct drm_device *dev);
|
|
|
|
irqreturn_t tilcdc_crtc_irq(struct drm_crtc *crtc);
|
|
|
|
void tilcdc_crtc_update_clk(struct drm_crtc *crtc);
|
|
|
|
void tilcdc_crtc_set_panel_info(struct drm_crtc *crtc,
|
|
|
|
const struct tilcdc_panel_info *info);
|
2015-02-10 05:13:23 -07:00
|
|
|
void tilcdc_crtc_set_simulate_vesa_sync(struct drm_crtc *crtc,
|
|
|
|
bool simulate_vesa_sync);
|
2013-01-08 14:04:28 -07:00
|
|
|
int tilcdc_crtc_mode_valid(struct drm_crtc *crtc, struct drm_display_mode *mode);
|
|
|
|
int tilcdc_crtc_max_width(struct drm_crtc *crtc);
|
2016-06-22 07:27:54 -06:00
|
|
|
void tilcdc_crtc_disable(struct drm_crtc *crtc);
|
2016-06-22 08:21:06 -06:00
|
|
|
int tilcdc_crtc_update_fb(struct drm_crtc *crtc,
|
2016-04-07 05:56:32 -06:00
|
|
|
struct drm_framebuffer *fb,
|
2016-06-22 08:21:06 -06:00
|
|
|
struct drm_pending_vblank_event *event);
|
2013-01-08 14:04:28 -07:00
|
|
|
|
2016-04-07 05:52:02 -06:00
|
|
|
int tilcdc_plane_init(struct drm_device *dev, struct drm_plane *plane);
|
|
|
|
|
2013-01-08 14:04:28 -07:00
|
|
|
#endif /* __TILCDC_DRV_H__ */
|