2014-12-09 11:56:52 -07:00
|
|
|
#ifndef _ASM_POWERPC_CPUIDLE_H
|
|
|
|
|
#define _ASM_POWERPC_CPUIDLE_H
|
|
|
|
|
|
|
|
|
|
#ifdef CONFIG_PPC_POWERNV
|
|
|
|
|
/* Used in powernv idle state management */
|
|
|
|
|
#define PNV_THREAD_RUNNING 0
|
|
|
|
|
#define PNV_THREAD_NAP 1
|
|
|
|
|
#define PNV_THREAD_SLEEP 2
|
|
|
|
|
#define PNV_THREAD_WINKLE 3
|
2017-04-19 07:05:48 -06:00
|
|
|
#define PNV_CORE_IDLE_LOCK_BIT 0x10000000
|
|
|
|
|
#define PNV_CORE_IDLE_THREAD_BITS 0x000000FF
|
2014-12-09 11:56:52 -07:00
|
|
|
|
powernv: Pass PSSCR value and mask to power9_idle_stop
The power9_idle_stop method currently takes only the requested stop
level as a parameter and picks up the rest of the PSSCR bits from a
hand-coded macro. This is not a very flexible design, especially when
the firmware has the capability to communicate the psscr value and the
mask associated with a particular stop state via device tree.
This patch modifies the power9_idle_stop API to take as parameters the
PSSCR value and the PSSCR mask corresponding to the stop state that
needs to be set. These PSSCR value and mask are respectively obtained
by parsing the "ibm,cpu-idle-state-psscr" and
"ibm,cpu-idle-state-psscr-mask" fields from the device tree.
In addition to this, the patch adds support for handling stop states
for which ESL and EC bits in the PSSCR are zero. As per the
architecture, a wakeup from these stop states resumes execution from
the subsequent instruction as opposed to waking up at the System
Vector.
The older firmware sets only the Requested Level (RL) field in the
psscr and psscr-mask exposed in the device tree. For older firmware
where psscr-mask=0xf, this patch will set the default sane values that
the set for for remaining PSSCR fields (i.e PSLL, MTL, ESL, EC, and
TR). For the new firmware, the patch will validate that the invariants
required by the ISA for the psscr values are maintained by the
firmware.
This skiboot patch that exports fully populated PSSCR values and the
mask for all the stop states can be found here:
https://lists.ozlabs.org/pipermail/skiboot/2016-September/004869.html
[Optimize the number of instructions before entering STOP with
ESL=EC=0, validate the PSSCR values provided by the firimware
maintains the invariants required as per the ISA suggested by Balbir
Singh]
Acked-by: Balbir Singh <bsingharora@gmail.com>
Signed-off-by: Gautham R. Shenoy <ego@linux.vnet.ibm.com>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
2017-01-25 01:36:28 -07:00
|
|
|
/*
|
|
|
|
|
* ============================ NOTE =================================
|
|
|
|
|
* The older firmware populates only the RL field in the psscr_val and
|
|
|
|
|
* sets the psscr_mask to 0xf. On such a firmware, the kernel sets the
|
|
|
|
|
* remaining PSSCR fields to default values as follows:
|
|
|
|
|
*
|
|
|
|
|
* - ESL and EC bits are to 1. So wakeup from any stop state will be
|
|
|
|
|
* at vector 0x100.
|
|
|
|
|
*
|
|
|
|
|
* - MTL and PSLL are set to the maximum allowed value as per the ISA,
|
|
|
|
|
* i.e. 15.
|
|
|
|
|
*
|
|
|
|
|
* - The Transition Rate, TR is set to the Maximum value 3.
|
|
|
|
|
*/
|
|
|
|
|
#define PSSCR_HV_DEFAULT_VAL (PSSCR_ESL | PSSCR_EC | \
|
|
|
|
|
PSSCR_PSLL_MASK | PSSCR_TR_MASK | \
|
|
|
|
|
PSSCR_MTL_MASK)
|
|
|
|
|
|
|
|
|
|
#define PSSCR_HV_DEFAULT_MASK (PSSCR_ESL | PSSCR_EC | \
|
|
|
|
|
PSSCR_PSLL_MASK | PSSCR_TR_MASK | \
|
|
|
|
|
PSSCR_MTL_MASK | PSSCR_RL_MASK)
|
|
|
|
|
#define PSSCR_EC_SHIFT 20
|
|
|
|
|
#define PSSCR_ESL_SHIFT 21
|
|
|
|
|
#define GET_PSSCR_EC(x) (((x) & PSSCR_EC) >> PSSCR_EC_SHIFT)
|
|
|
|
|
#define GET_PSSCR_ESL(x) (((x) & PSSCR_ESL) >> PSSCR_ESL_SHIFT)
|
|
|
|
|
#define GET_PSSCR_RL(x) ((x) & PSSCR_RL_MASK)
|
|
|
|
|
|
|
|
|
|
#define ERR_EC_ESL_MISMATCH -1
|
|
|
|
|
#define ERR_DEEP_STATE_ESL_MISMATCH -2
|
|
|
|
|
|
2014-12-09 11:56:52 -07:00
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
|
extern u32 pnv_fastsleep_workaround_at_entry[];
|
|
|
|
|
extern u32 pnv_fastsleep_workaround_at_exit[];
|
2016-07-08 00:20:49 -06:00
|
|
|
|
|
|
|
|
extern u64 pnv_first_deep_stop_state;
|
powernv: Pass PSSCR value and mask to power9_idle_stop
The power9_idle_stop method currently takes only the requested stop
level as a parameter and picks up the rest of the PSSCR bits from a
hand-coded macro. This is not a very flexible design, especially when
the firmware has the capability to communicate the psscr value and the
mask associated with a particular stop state via device tree.
This patch modifies the power9_idle_stop API to take as parameters the
PSSCR value and the PSSCR mask corresponding to the stop state that
needs to be set. These PSSCR value and mask are respectively obtained
by parsing the "ibm,cpu-idle-state-psscr" and
"ibm,cpu-idle-state-psscr-mask" fields from the device tree.
In addition to this, the patch adds support for handling stop states
for which ESL and EC bits in the PSSCR are zero. As per the
architecture, a wakeup from these stop states resumes execution from
the subsequent instruction as opposed to waking up at the System
Vector.
The older firmware sets only the Requested Level (RL) field in the
psscr and psscr-mask exposed in the device tree. For older firmware
where psscr-mask=0xf, this patch will set the default sane values that
the set for for remaining PSSCR fields (i.e PSLL, MTL, ESL, EC, and
TR). For the new firmware, the patch will validate that the invariants
required by the ISA for the psscr values are maintained by the
firmware.
This skiboot patch that exports fully populated PSSCR values and the
mask for all the stop states can be found here:
https://lists.ozlabs.org/pipermail/skiboot/2016-September/004869.html
[Optimize the number of instructions before entering STOP with
ESL=EC=0, validate the PSSCR values provided by the firimware
maintains the invariants required as per the ISA suggested by Balbir
Singh]
Acked-by: Balbir Singh <bsingharora@gmail.com>
Signed-off-by: Gautham R. Shenoy <ego@linux.vnet.ibm.com>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
2017-01-25 01:36:28 -07:00
|
|
|
|
2017-03-22 09:04:14 -06:00
|
|
|
unsigned long pnv_cpu_offline(unsigned int cpu);
|
powernv: Pass PSSCR value and mask to power9_idle_stop
The power9_idle_stop method currently takes only the requested stop
level as a parameter and picks up the rest of the PSSCR bits from a
hand-coded macro. This is not a very flexible design, especially when
the firmware has the capability to communicate the psscr value and the
mask associated with a particular stop state via device tree.
This patch modifies the power9_idle_stop API to take as parameters the
PSSCR value and the PSSCR mask corresponding to the stop state that
needs to be set. These PSSCR value and mask are respectively obtained
by parsing the "ibm,cpu-idle-state-psscr" and
"ibm,cpu-idle-state-psscr-mask" fields from the device tree.
In addition to this, the patch adds support for handling stop states
for which ESL and EC bits in the PSSCR are zero. As per the
architecture, a wakeup from these stop states resumes execution from
the subsequent instruction as opposed to waking up at the System
Vector.
The older firmware sets only the Requested Level (RL) field in the
psscr and psscr-mask exposed in the device tree. For older firmware
where psscr-mask=0xf, this patch will set the default sane values that
the set for for remaining PSSCR fields (i.e PSLL, MTL, ESL, EC, and
TR). For the new firmware, the patch will validate that the invariants
required by the ISA for the psscr values are maintained by the
firmware.
This skiboot patch that exports fully populated PSSCR values and the
mask for all the stop states can be found here:
https://lists.ozlabs.org/pipermail/skiboot/2016-September/004869.html
[Optimize the number of instructions before entering STOP with
ESL=EC=0, validate the PSSCR values provided by the firimware
maintains the invariants required as per the ISA suggested by Balbir
Singh]
Acked-by: Balbir Singh <bsingharora@gmail.com>
Signed-off-by: Gautham R. Shenoy <ego@linux.vnet.ibm.com>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
2017-01-25 01:36:28 -07:00
|
|
|
int validate_psscr_val_mask(u64 *psscr_val, u64 *psscr_mask, u32 flags);
|
|
|
|
|
static inline void report_invalid_psscr_val(u64 psscr_val, int err)
|
|
|
|
|
{
|
|
|
|
|
switch (err) {
|
|
|
|
|
case ERR_EC_ESL_MISMATCH:
|
|
|
|
|
pr_warn("Invalid psscr 0x%016llx : ESL,EC bits unequal",
|
|
|
|
|
psscr_val);
|
|
|
|
|
break;
|
|
|
|
|
case ERR_DEEP_STATE_ESL_MISMATCH:
|
|
|
|
|
pr_warn("Invalid psscr 0x%016llx : ESL cleared for deep stop-state",
|
|
|
|
|
psscr_val);
|
|
|
|
|
}
|
|
|
|
|
}
|
2014-12-09 11:56:52 -07:00
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#endif
|
|
|
|
|
|
2016-08-05 06:04:04 -06:00
|
|
|
/* Idle state entry routines */
|
|
|
|
|
#ifdef CONFIG_PPC_P7_NAP
|
2017-01-25 01:36:25 -07:00
|
|
|
#define IDLE_STATE_ENTER_SEQ(IDLE_INST) \
|
2016-08-05 06:04:04 -06:00
|
|
|
/* Magic NAP/SLEEP/WINKLE mode enter sequence */ \
|
|
|
|
|
std r0,0(r1); \
|
|
|
|
|
ptesync; \
|
|
|
|
|
ld r0,0(r1); \
|
2017-02-26 22:40:07 -07:00
|
|
|
236: cmpd cr0,r0,r0; \
|
|
|
|
|
bne 236b; \
|
2016-08-05 06:04:04 -06:00
|
|
|
IDLE_INST; \
|
2017-01-25 01:36:25 -07:00
|
|
|
|
|
|
|
|
#define IDLE_STATE_ENTER_SEQ_NORET(IDLE_INST) \
|
|
|
|
|
IDLE_STATE_ENTER_SEQ(IDLE_INST) \
|
2016-08-05 06:04:04 -06:00
|
|
|
b .
|
|
|
|
|
#endif /* CONFIG_PPC_P7_NAP */
|
|
|
|
|
|
2014-12-09 11:56:52 -07:00
|
|
|
#endif
|