firewire: endianess fix
The generation of incoming requests was filled in in wrong byte order on machines with big endian CPU. Signed-off-by: Stefan Richter <stefanr@s5r6.in-berlin.de> Signed-off-by: Jarod Wilson <jwilson@redhat.com>
This commit is contained in:
parent
cdeeeae056
commit
25df287dc7
|
@ -375,7 +375,7 @@ static __le32 *handle_ar_packet(struct ar_context *ctx, __le32 *buffer)
|
|||
*/
|
||||
|
||||
if (p.ack + 16 == 0x09)
|
||||
ohci->request_generation = (buffer[2] >> 16) & 0xff;
|
||||
ohci->request_generation = (p.header[2] >> 16) & 0xff;
|
||||
else if (ctx == &ohci->ar_request_ctx)
|
||||
fw_core_handle_request(&ohci->card, &p);
|
||||
else
|
||||
|
|
Loading…
Reference in a new issue