MLK-23701-0 dts: Add imx8mp-evk-dsp.dts and property audio-interface
Add property audio-interface for set sai or esai. Add imx8mp-evk-dsp.dts for supporting cplay in mp board. Signed-off-by: Zhang Peng <peng_zhang_8@nxp.com>5.4-rM2-2.2.x-imx-squashed
parent
cb5d1adf91
commit
262a3a287c
|
@ -59,7 +59,8 @@ dtb-$(CONFIG_ARCH_MXC) += imx8mn-ddr4-evk-root.dtb imx8mn-ddr4-evk-inmate.dtb
|
|||
dtb-$(CONFIG_ARCH_MXC) += imx8mp-evk.dtb imx8mp-evk-root.dtb imx8mp-evk-inmate.dtb imx8mp-evk-rpmsg.dtb \
|
||||
imx8mp-evk-rm67191.dtb imx8mp-evk-hdmi.dtb imx8mp-evk-flexcan2.dtb \
|
||||
imx8mp-evk-it6263-lvds-dual-channel.dtb imx8mp-evk-it6263-lvds-channel0.dtb \
|
||||
imx8mp-evk-jdi-wuxga-lvds-panel.dtb imx8mp-ab2.dtb imx8mp-evk-sof-wm8960.dtb
|
||||
imx8mp-evk-jdi-wuxga-lvds-panel.dtb imx8mp-ab2.dtb imx8mp-evk-sof-wm8960.dtb \
|
||||
imx8mp-evk-dsp.dtb
|
||||
dtb-$(CONFIG_ARCH_MXC) += imx8mq-evk.dtb imx8mq-evk-rpmsg.dtb imx8mq-evk-pcie1-m2.dtb
|
||||
dtb-$(CONFIG_ARCH_MXC) += imx8mq-evk-ak4497.dtb imx8mq-evk-audio-tdm.dtb imx8mq-evk-pdm.dtb
|
||||
dtb-$(CONFIG_ARCH_MXC) += imx8mq-evk-root.dtb imx8mq-evk-inmate.dtb
|
||||
|
|
|
@ -0,0 +1,81 @@
|
|||
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
||||
/*
|
||||
* Copyright 2020 NXP
|
||||
*/
|
||||
/dts-v1/;
|
||||
|
||||
#include "imx8mp-evk.dts"
|
||||
|
||||
/ {
|
||||
sound-wm8960 {
|
||||
status = "disable";
|
||||
};
|
||||
|
||||
dspaudio: dspaudio {
|
||||
compatible = "fsl,dsp-audio";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&pinctrl_sai3>;
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
sound-dsp {
|
||||
compatible = "fsl,imx-dsp-audio";
|
||||
model = "wm8960-audio";
|
||||
cpu-dai = <&dspaudio>;
|
||||
audio-codec = <&codec>;
|
||||
audio-platform = <&dsp>;
|
||||
};
|
||||
};
|
||||
|
||||
&sai3 {
|
||||
status = "disable";
|
||||
};
|
||||
|
||||
&uart4 {
|
||||
/* console for debug dsp*/
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&pinctrl_uart4>;
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&iomuxc {
|
||||
pinctrl_uart4: uart4grp {
|
||||
fsl,pins = <
|
||||
MX8MP_IOMUXC_UART4_RXD__UART4_DCE_RX 0x49
|
||||
MX8MP_IOMUXC_UART4_TXD__UART4_DCE_TX 0x49
|
||||
>;
|
||||
};
|
||||
};
|
||||
|
||||
&dsp {
|
||||
compatible = "fsl,imx8mp-dsp-v1";
|
||||
memory-region = <&dsp_reserved>;
|
||||
reg = <0x0 0x3B6E8000 0x0 0x88000>;
|
||||
pinctrl-0 = <&pinctrl_uart4>;
|
||||
clocks = <&audiomix_clk IMX8MP_CLK_AUDIOMIX_OCRAMA_IPG>,
|
||||
<&audiomix_clk IMX8MP_CLK_AUDIOMIX_DSP_ROOT>,
|
||||
<&audiomix_clk IMX8MP_CLK_AUDIOMIX_DSPDBG_ROOT>,
|
||||
<&audiomix_clk IMX8MP_CLK_AUDIOMIX_MU2_ROOT>,
|
||||
<&audiomix_clk IMX8MP_CLK_AUDIOMIX_SDMA3_ROOT>,
|
||||
<&audiomix_clk IMX8MP_CLK_AUDIOMIX_SAI3_IPG>,
|
||||
<&audiomix_clk IMX8MP_CLK_AUDIOMIX_SAI3_MCLK1>,
|
||||
<&clk IMX8MP_AUDIO_PLL1_OUT>,
|
||||
<&clk IMX8MP_AUDIO_PLL2_OUT>,
|
||||
<&clk IMX8MP_CLK_UART4_ROOT>,
|
||||
<&clk IMX8MP_CLK_UART4_ROOT>;
|
||||
clock-names = "ocram", "core", "debug", "mu2", "sdma_root", "sai_ipg", "sai_mclk", "pll8k", "pll11k", "uart_ipg", "uart_per";
|
||||
|
||||
power-domains = <&audiomix_pd>;
|
||||
assigned-clocks = <&clk IMX8MP_CLK_SAI3>;
|
||||
assigned-clock-parents = <&clk IMX8MP_AUDIO_PLL1_OUT>;
|
||||
assigned-clock-rates = <12288000>;
|
||||
|
||||
audio-interface = "sai";
|
||||
mbox-names = "txdb0", "txdb1", "rxdb0", "rxdb1";
|
||||
mboxes = <&mu2 2 0>,
|
||||
<&mu2 2 1>,
|
||||
<&mu2 3 0>,
|
||||
<&mu2 3 1>;
|
||||
fsl,dsp-firmware = "imx/dsp/hifi4.bin";
|
||||
status = "okay";
|
||||
};
|
|
@ -86,6 +86,7 @@
|
|||
<&clk IMX_SC_R_AUDIO_PLL_0 IMX_SC_PM_CLK_MISC0>,
|
||||
<&clk IMX_SC_R_AUDIO_PLL_0 IMX_SC_PM_CLK_MISC1>,
|
||||
<&esai0_lpcg 0>;
|
||||
audio-interface = "esai";
|
||||
assigned-clock-parents = <&aud_pll_div0_lpcg 0>;
|
||||
assigned-clock-rates = <0>, <786432000>, <49152000>, <12288000>, <49152000>;
|
||||
fsl,dsp-firmware = "imx/dsp/hifi4.bin";
|
||||
|
|
|
@ -88,6 +88,7 @@
|
|||
<&clk IMX_SC_R_AUDIO_PLL_0 IMX_SC_PM_CLK_MISC0>,
|
||||
<&clk IMX_SC_R_AUDIO_PLL_0 IMX_SC_PM_CLK_MISC1>,
|
||||
<&esai0_lpcg 0>;
|
||||
audio-interface = "esai";
|
||||
assigned-clock-parents = <&aud_pll_div0_lpcg 0>;
|
||||
assigned-clock-rates = <0>, <786432000>, <49152000>, <12288000>, <49152000>;
|
||||
fsl,dsp-firmware = "imx/dsp/hifi4.bin";
|
||||
|
|
Loading…
Reference in New Issue