redonkable
/
alistair23-linux
1
0
Fork 0
Code Releases Activity

perf vendor events: add JSON metrics for imx8 DDR Perf 

Add JSON metrics for i.MX8 DDR perf.

Below command used for metric:
--------------------------------------------------------------
root@imx8qmmek:~# perf list metricgroup

List of pre-defined events (to be used in -e):

Metric Groups:

i.MX8MM_DDR_MON
i.MX8MP_DDR_MON
i.MX8QM_DDR_MON
--------------------------------------------------------------
root@imx8qmmek:~# perf list metric

List of pre-defined events (to be used in -e):

Metrics:

  imx8mm-ddr0-2d-r
       [imx8mm: bursts of gpu 2d read from ddr0]
  imx8mm-ddr0-2d-w
       [imx8mm: bursts of gpu 2d write to ddr0]
  imx8mm-ddr0-3d-r
       [imx8mm: bursts of gpu 3d read from ddr0]
  imx8mm-ddr0-3d-w
       [imx8mm: bursts of gpu 3d write to ddr0]
  imx8mm-ddr0-a53-r
       [imx8mm: bursts of a53 core read from ddr0]
  imx8mm-ddr0-a53-w
       [imx8mm: bursts of a53 core write to ddr0]
  imx8mm-ddr0-all-r
       [imx8mm: bytes of all masters read from ddr0]
  imx8mm-ddr0-all-w
       [imx8mm: bytes of all masters write to ddr0]
------------------------------------------------------------
root@imx8qmmek:~# perf stat -a -M imx8mm-ddr0-2d-r sleep 1

  Performance counter stats for 'system wide':

                 0      imx8_ddr0/axid-read,axi_mask=0x0001,axi_id=0x0004/ #      0.0 imx8mm-ddr0-2d-r

       1.012773375 seconds time elapsed

Signed-off-by: Joakim Zhang <qiangqing.zhang@nxp.com>
5.4-rM2-2.2.x-imx-squashed
Joakim Zhang 2019-07-12 14:56:23 +08:00
parent b8552bd2ea
commit 269cf6f39b
5 changed files with 630 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
tools/perf/pmu-events/arch/arm64/arm/cortex-a35/imx8qxp-ddr-uncore.json 100644
View File

@ -0,0 +1,16 @@
[
{
"PublicDescription": "Calculate bytes all masters read from DDR based on read-cycles event. DDR interface generates 2 up and 2 down edges in an internal clock cycle, can pass 4 beats of data. 4 bytes of each beat if DDR burst width is 32 bit.",
"BriefDescription": "imx8qxp: bytes of all masters read from ddr0",
"MetricName": "imx8qxp-ddr0-all-r",
"MetricExpr": "imx8_ddr0\\/read\\-cycles\\/ * 4 * 4",
"MetricGroup": "i.MX8QXP_DDR_MON"
},
{
"PublicDescription": "Calculate bytes all masters wirte to DDR based on write-cycles event. DDR interface generates 2 up and 2 down edges in an internal clock cycle, can pass 4 beats of data. 4 bytes of each beat if DDR burst width is 32 bit.",
"BriefDescription": "imx8qxp: bytes of all masters write to ddr0",
"MetricName": "imx8qxp-ddr0-all-w",
"MetricExpr": "imx8_ddr0\\/write\\-cycles\\/ * 4 * 4",
"MetricGroup": "i.MX8QXP_DDR_MON"
}
]

142
tools/perf/pmu-events/arch/arm64/arm/cortex-a53/imx8mm-ddr-uncore.json 100644
View File

@ -0,0 +1,142 @@
[
{
"PublicDescription": "Calculate bytes all masters read from DDR based on read-cycles event. DDR interface generates 2 up and 2 down edges in an internal clock cycle, can pass 4 beats of data. 4 bytes of each beat if DDR burst width is 32 bit.",
"BriefDescription": "imx8mm: bytes of all masters read from ddr0",
"MetricName": "imx8mm-ddr0-all-r",
"MetricExpr": "imx8_ddr0\\/read\\-cycles\\/ * 4 * 4",
"MetricGroup": "i.MX8MM_DDR_MON"
},
{
"PublicDescription": "Calculate bytes all masters wirte to DDR based on write-cycles event. DDR interface generates 2 up and 2 down edges in an internal clock cycle, can pass 4 beats of data. 4 bytes of each beat if DDR burst width is 32 bit.",
"BriefDescription": "imx8mm: bytes of all masters write to ddr0",
"MetricName": "imx8mm-ddr0-all-w",
"MetricExpr": "imx8_ddr0\\/write\\-cycles\\/ * 4 * 4",
"MetricGroup": "i.MX8MM_DDR_MON"
},
{
"PublicDescription": "bursts of A53 CORE read from DDR",
"BriefDescription": "imx8mm: bursts of a53 core read from ddr0",
"MetricName": "imx8mm-ddr0-a53-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0000\\/",
"MetricGroup": "i.MX8MM_DDR_MON"
},
{
"PublicDescription": "bursts of A53 CORE write to DDR",
"BriefDescription": "imx8mm: bursts of a53 core write to ddr0",
"MetricName": "imx8mm-ddr0-a53-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0000\\/",
"MetricGroup": "i.MX8MM_DDR_MON"
},
{
"PublicDescription": "bursts of GPU 3D read from DDR",
"BriefDescription": "imx8mm: bursts of gpu 3d read from ddr0",
"MetricName": "imx8mm-ddr0-3d-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0001\\,axi\\_id\\=0x000c\\/",
"MetricGroup": "i.MX8MM_DDR_MON"
},
{
"PublicDescription": "bursts of GPU 3D write to DDR",
"BriefDescription": "imx8mm: bursts of gpu 3d write to ddr0",
"MetricName": "imx8mm-ddr0-3d-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0001\\,axi\\_id\\=0x000c\\/",
"MetricGroup": "i.MX8MM_DDR_MON"
},
{
"PublicDescription": "bursts of GPU 2D read from DDR",
"BriefDescription": "imx8mm: bursts of gpu 2d read from ddr0",
"MetricName": "imx8mm-ddr0-2d-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0001\\,axi\\_id\\=0x0004\\/",
"MetricGroup": "i.MX8MM_DDR_MON"
},
{
"PublicDescription": "bursts of GPU 2D write to DDR",
"BriefDescription": "imx8mm: bursts of gpu 2d write to ddr0",
"MetricName": "imx8mm-ddr0-2d-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0001\\,axi\\_id\\=0x0004\\/",
"MetricGroup": "i.MX8MM_DDR_MON"
},
{
"PublicDescription": "bursts of DISPMIX read from DDR",
"BriefDescription": "imx8mm: bursts of dispmix lcdif1 read from ddr0",
"MetricName": "imx8mm-ddr0-dispmix-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0002\\/",
"MetricGroup": "i.MX8MM_DDR_MON"
},
{
"PublicDescription": "bursts of DISPMIX write to DDR",
"BriefDescription": "imx8mm: bursts of dispmix write to ddr0",
"MetricName": "imx8mm-ddr0-dispmix-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0002\\/",
"MetricGroup": "i.MX8MM_DDR_MON"
},
{
"PublicDescription": "bursts of VPU read from DDR",
"BriefDescription": "imx8mm: bursts of vpu read from ddr0",
"MetricName": "imx8mm-ddr0-vpu-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0001\\/",
"MetricGroup": "i.MX8MM_DDR_MON"
},
{
"PublicDescription": "bursts of VPU write to DDR",
"BriefDescription": "imx8mm: bursts of vpu write to ddr0",
"MetricName": "imx8mm-ddr0-vpu-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0001\\/",
"MetricGroup": "i.MX8MM_DDR_MON"
},
{
"PublicDescription": "bursts of HSIOMIX read from DDR",
"BriefDescription": "imx8mm: bursts of hsiomix read from ddr0",
"MetricName": "imx8mm-ddr0-hsiomix-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0003\\/",
"MetricGroup": "i.MX8MM_DDR_MON"
},
{
"PublicDescription": "bursts of HSIOMIX write to DDR",
"BriefDescription": "imx8mm: bursts of hsiomix write to ddr0",
"MetricName": "imx8mm-ddr0-hsiomix-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0003\\/",
"MetricGroup": "i.MX8MM_DDR_MON"
},
{
"PublicDescription": "bursts of GIC read from DDR",
"BriefDescription": "imx8mm: bursts of gic read from ddr0",
"MetricName": "imx8mm-ddr0-gic-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0006\\/",
"MetricGroup": "i.MX8MM_DDR_MON"
},
{
"PublicDescription": "bursts of GIC write to DDR",
"BriefDescription": "imx8mm: bursts of gic write to ddr0",
"MetricName": "imx8mm-ddr0-gic-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0006\\/",
"MetricGroup": "i.MX8MM_DDR_MON"
},
{
"PublicDescription": "bursts of SUPERMIX read from DDR",
"BriefDescription": "imx8mm: bursts of supermix read from ddr0",
"MetricName": "imx8mm-ddr0-supermix-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x000f\\,axi\\_id\\=0x0010\\/",
"MetricGroup": "i.MX8MM_DDR_MON"
},
{
"PublicDescription": "bursts of SUPERMIX write to DDR",
"BriefDescription": "imx8mm: bursts of supermix write to ddr0",
"MetricName": "imx8mm-ddr0-supermix-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x000f\\,axi\\_id\\=0x0010\\/",
"MetricGroup": "i.MX8MM_DDR_MON"
}
]

441
tools/perf/pmu-events/arch/arm64/arm/cortex-a53/imx8mp-ddr-uncore.json 100644
View File

@ -0,0 +1,441 @@
[
{
"PublicDescription": "bytes of all masters read from DDR",
"BriefDescription": "imx8mp: bytes of all masters read from ddr0",
"MetricName": "imx8mp-ddr0-all-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0xffff\\,axi\\_id\\=0x0000\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of all masters write to DDR",
"BriefDescription": "imx8mp: bytes of all masters write to ddr0",
"MetricName": "imx8mp-ddr0-all-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0xffff\\,axi\\_id\\=0x0000\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of A53 CORE read from DDR",
"BriefDescription": "imx8mp: bytes of a53 core read from ddr0",
"MetricName": "imx8mp-ddr0-a53-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0000\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of A53 CORE write to DDR",
"BriefDescription": "imx8mp: bytes of a53 core write to ddr0",
"MetricName": "imx8mp-ddr0-a53-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0000\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of GIC read from DDR",
"BriefDescription": "imx8mp: bytes of gic core read from ddr0",
"MetricName": "imx8mp-ddr0-gic-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0012\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of GIC write to DDR",
"BriefDescription": "imx8mp: bytes of gic write to ddr0",
"MetricName": "imx8mp-ddr0-gic-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0012\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of SUPERMIX read from DDR",
"BriefDescription": "imx8mp: bytes of supermix core read from ddr0",
"MetricName": "imx8mp-ddr0-supermix-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x000f\\,axi\\_id\\=0x0020\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of SUPERMIX write to DDR",
"BriefDescription": "imx8mp: bytes of supermix write to ddr0",
"MetricName": "imx8mp-ddr0-supermix-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x000f\\,axi\\_id\\=0x0020\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of GPU 3D read from DDR",
"BriefDescription": "imx8mp: bytes of gpu 3d read from ddr0",
"MetricName": "imx8mp-ddr0-3d-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0010\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of GPU 3D write to DDR",
"BriefDescription": "imx8mp: bytes of gpu 3d write to ddr0",
"MetricName": "imx8mp-ddr0-3d-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0010\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of GPU 2D read from DDR",
"BriefDescription": "imx8mp: bytes of gpu 2d read from ddr0",
"MetricName": "imx8mp-ddr0-2d-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0011\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of GPU 2D write to DDR",
"BriefDescription": "imx8mp: bytes of gpu 2d write to ddr0",
"MetricName": "imx8mp-ddr0-2d-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0011\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of DISPLAY LCDIF1 read from DDR",
"BriefDescription": "imx8mp: bytes of display lcdif1 read from ddr0",
"MetricName": "imx8mp-ddr0-lcdif1-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0008\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of DISPLAY LCDIF1 write to DDR",
"BriefDescription": "imx8mp: bytes of display lcdif1 write to ddr0",
"MetricName": "imx8mp-ddr0-lcdif1-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0008\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of DISPLAY LCDIF2 read from DDR",
"BriefDescription": "imx8mp: bytes of display lcdif2 read from ddr0",
"MetricName": "imx8mp-ddr0-lcdif2-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0009\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of DISPLAY LCDIF2 write to DDR",
"BriefDescription": "imx8mp: bytes of display lcdif2 write to ddr0",
"MetricName": "imx8mp-ddr0-lcdif2-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0009\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of DISPLAY ISI1 read from DDR",
"BriefDescription": "imx8mp: bytes of display isi1 read from ddr0",
"MetricName": "imx8mp-ddr0-isi1-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x000a\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of DISPLAY ISI1 write to DDR",
"BriefDescription": "imx8mp: bytes of display isi1 write to ddr0",
"MetricName": "imx8mp-ddr0-isi1-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x000a\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of DISPLAY ISI2 read from DDR",
"BriefDescription": "imx8mp: bytes of display isi2 read from ddr0",
"MetricName": "imx8mp-ddr0-isi2-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x000b\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of DISPLAY ISI2 write to DDR",
"BriefDescription": "imx8mp: bytes of display isi2 write to ddr0",
"MetricName": "imx8mp-ddr0-isi2-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x000b\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of DISPLAY ISI3 read from DDR",
"BriefDescription": "imx8mp: bytes of display isi3 read from ddr0",
"MetricName": "imx8mp-ddr0-isi3-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x000c\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of DISPLAY ISI3 write to DDR",
"BriefDescription": "imx8mp: bytes of display isi3 write to ddr0",
"MetricName": "imx8mp-ddr0-isi3-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x000c\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of DISPLAY ISP1 read from DDR",
"BriefDescription": "imx8mp: bytes of display isp1 read from ddr0",
"MetricName": "imx8mp-ddr0-isp1-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x000d\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of DISPLAY ISP1 write to DDR",
"BriefDescription": "imx8mp: bytes of display isp1 write to ddr0",
"MetricName": "imx8mp-ddr0-isp1-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x000d\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of DISPLAY ISP2 read from DDR",
"BriefDescription": "imx8mp: bytes of display isp2 read from ddr0",
"MetricName": "imx8mp-ddr0-isp2-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x000e\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of DISPLAY ISP2 write to DDR",
"BriefDescription": "imx8mp: bytes of display isp2 write to ddr0",
"MetricName": "imx8mp-ddr0-isp2-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x000e\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of DISPLAY DEWARP read from DDR",
"BriefDescription": "imx8mp: bytes of display dewarp read from ddr0",
"MetricName": "imx8mp-ddr0-dewarp-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x000f\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of DISPLAY DEWARP write to DDR",
"BriefDescription": "imx8mp: bytes of display dewarp write to ddr0",
"MetricName": "imx8mp-ddr0-dewarp-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x000f\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of VPU1 read from DDR",
"BriefDescription": "imx8mp: bytes of vpu1 read from ddr0",
"MetricName": "imx8mp-ddr0-vpu1-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x001c\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of VPU1 write to DDR",
"BriefDescription": "imx8mp: bytes of vpu1 write to ddr0",
"MetricName": "imx8mp-ddr0-vpu1-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x001c\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of VPU2 read from DDR",
"BriefDescription": "imx8mp: bytes of vpu2 read from ddr0",
"MetricName": "imx8mp-ddr0-vpu2-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x001d\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of VPU2 write to DDR",
"BriefDescription": "imx8mp: bytes of vpu2 write to ddr0",
"MetricName": "imx8mp-ddr0-vpu2-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x001d\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of VPU3 read from DDR",
"BriefDescription": "imx8mp: bytes of vpu3 read from ddr0",
"MetricName": "imx8mp-ddr0-vpu3-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x001e\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of VPU3 write to DDR",
"BriefDescription": "imx8mp: bytes of vpu3 write to ddr0",
"MetricName": "imx8mp-ddr0-vpu3-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x001e\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of NPU read from DDR",
"BriefDescription": "imx8mp: bytes of npu read from ddr0",
"MetricName": "imx8mp-ddr0-npu-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0013\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of NPU write to DDR",
"BriefDescription": "imx8mp: bytes of npu write to ddr0",
"MetricName": "imx8mp-ddr0-npu-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0013\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of USB1 read from DDR",
"BriefDescription": "imx8mp: bytes of usb1 read from ddr0",
"MetricName": "imx8mp-ddr0-usb1-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0018\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of USB1 write to DDR",
"BriefDescription": "imx8mp: bytes of usb1 write to ddr0",
"MetricName": "imx8mp-ddr0-usb1-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0018\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of USB2 read from DDR",
"BriefDescription": "imx8mp: bytes of usb2 read from ddr0",
"MetricName": "imx8mp-ddr0-usb2-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0019\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of USB2 write to DDR",
"BriefDescription": "imx8mp: bytes of usb2 write to ddr0",
"MetricName": "imx8mp-ddr0-usb2-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0019\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of PCI read from DDR",
"BriefDescription": "imx8mp: bytes of pci read from ddr0",
"MetricName": "imx8mp-ddr0-pci-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x001a\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of PCI write to DDR",
"BriefDescription": "imx8mp: bytes of pci write to ddr0",
"MetricName": "imx8mp-ddr0-pci-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x001a\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of HDMI1 read from DDR",
"BriefDescription": "imx8mp: bytes of hdmi1 read from ddr0",
"MetricName": "imx8mp-ddr0-hdmi1-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0014\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of HDMI1 write to DDR",
"BriefDescription": "imx8mp: bytes of hdmi1 write to ddr0",
"MetricName": "imx8mp-ddr0-hdmi1-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0014\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of HDMI2 read from DDR",
"BriefDescription": "imx8mp: bytes of hdmi2 read from ddr0",
"MetricName": "imx8mp-ddr0-hdmi2-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0015\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of HDMI2 write to DDR",
"BriefDescription": "imx8mp: bytes of hdmi2 write to ddr0",
"MetricName": "imx8mp-ddr0-hdmi2-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0015\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of HDMI3 read from DDR",
"BriefDescription": "imx8mp: bytes of hdmi3 read from ddr0",
"MetricName": "imx8mp-ddr0-hdmi3-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0016\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of HDMI3 write to DDR",
"BriefDescription": "imx8mp: bytes of hdmi3 write to ddr0",
"MetricName": "imx8mp-ddr0-hdmi3-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0016\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of AUDIO1 read from DDR",
"BriefDescription": "imx8mp: bytes of audio1 read from ddr0",
"MetricName": "imx8mp-ddr0-audio1-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0001\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of AUDIO1 write to DDR",
"BriefDescription": "imx8mp: bytes of audio1 write to ddr0",
"MetricName": "imx8mp-ddr0-audio1-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0001\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of AUDIO2 read from DDR",
"BriefDescription": "imx8mp: bytes of audio2 read from ddr0",
"MetricName": "imx8mp-ddr0-audio2-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0002\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of AUDIO2 write to DDR",
"BriefDescription": "imx8mp: bytes of audio2 write to ddr0",
"MetricName": "imx8mp-ddr0-audio2-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0002\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of AUDIO3 read from DDR",
"BriefDescription": "imx8mp: bytes of audio3 read from ddr0",
"MetricName": "imx8mp-ddr0-audio3-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0003\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of AUDIO3 write to DDR",
"BriefDescription": "imx8mp: bytes of audio3 write to ddr0",
"MetricName": "imx8mp-ddr0-audio3-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0003\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of AUDIO4 read from DDR",
"BriefDescription": "imx8mp: bytes of audio4 read from ddr0",
"MetricName": "imx8mp-ddr0-audio4-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0004\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of AUDIO4 write to DDR",
"BriefDescription": "imx8mp: bytes of audio4 write to ddr0",
"MetricName": "imx8mp-ddr0-audio4-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0004\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of AUDIO5 read from DDR",
"BriefDescription": "imx8mp: bytes of audio5 read from ddr0",
"MetricName": "imx8mp-ddr0-audio5-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0005\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of AUDIO5 write to DDR",
"BriefDescription": "imx8mp: bytes of audio5 write to ddr0",
"MetricName": "imx8mp-ddr0-audio5-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0005\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of AUDIO6 read from DDR",
"BriefDescription": "imx8mp: bytes of audio6 read from ddr0",
"MetricName": "imx8mp-ddr0-audio6-r",
"MetricExpr": "imx8_ddr0\\/axid\\-read\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0006\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
},
{
"PublicDescription": "bytes of AUDIO6 write to DDR",
"BriefDescription": "imx8mp: bytes of audio6 write to ddr0",
"MetricName": "imx8mp-ddr0-audio6-w",
"MetricExpr": "imx8_ddr0\\/axid\\-write\\,axi\\_mask\\=0x0000\\,axi\\_id\\=0x0006\\/",
"MetricGroup": "i.MX8MP_DDR_MON"
}
]

30
tools/perf/pmu-events/arch/arm64/arm/cortex-a53/imx8qm-ddr-uncore.json 100644
View File

@ -0,0 +1,30 @@
[
{
"PublicDescription": "Calculate bytes all masters read from DDR based on read-cycles event. DDR interface generates 2 up and 2 down edges in an internal clock cycle, can pass 4 beats of data. 4 bytes of each beat if DDR burst width is 32 bit.",
"BriefDescription": "imx8qm: bytes of all masters read from ddr0",
"MetricName": "imx8qm-ddr0-all-r",
"MetricExpr": "imx8_ddr0\\/read\\-cycles\\/ * 4 * 4",
"MetricGroup": "i.MX8QM_DDR_MON"
},
{
"PublicDescription": "Calculate bytes all masters wirte to DDR based on write-cycles event. DDR interface generates 2 up and 2 down edges in an internal clock cycle, can pass 4 beats of data. 4 bytes of each beat if DDR burst width is 32 bit.",
"BriefDescription": "imx8qm: bytes of all masters write to ddr0",
"MetricName": "imx8qm-ddr0-all-w",
"MetricExpr": "imx8_ddr0\\/write\\-cycles\\/ * 4 * 4",
"MetricGroup": "i.MX8QM_DDR_MON"
},
{
"PublicDescription": "Calculate bytes all masters read from DDR based on read-cycles event. DDR interface generates 2 up and 2 down edges in an internal clock cycle, can pass 4 beats of data. 4 bytes of each beat if DDR burst width is 32 bit.",
"BriefDescription": "imx8qm: bytes of all masters read from ddr1",
"MetricName": "imx8qm-ddr1-all-r",
"MetricExpr": "imx8_ddr1\\/read\\-cycles\\/ * 4 * 4",
"MetricGroup": "i.MX8QM_DDR_MON"
},
{
"PublicDescription": "Calculate bytes all masters wirte to DDR based on write-cycles event. DDR interface generates 2 up and 2 down edges in an internal clock cycle, can pass 4 beats of data. 4 bytes of each beat if DDR burst width is 32 bit.",
"BriefDescription": "imx8qm: bytes of all masters write to ddr1",
"MetricName": "imx8qm-ddr1-all-w",
"MetricExpr": "imx8_ddr1\\/write\\-cycles\\/ * 4 * 4",
"MetricGroup": "i.MX8QM_DDR_MON"
}
]

1
tools/perf/pmu-events/arch/arm64/mapfile.csv
View File

@ -14,6 +14,7 @@
#Family-model,Version,Filename,EventType
0x00000000410fd030,v1,arm/cortex-a53,core
0x00000000420f1000,v1,arm/cortex-a53,core
0x00000000410fd040,v1,arm/cortex-a35,core
0x00000000410fd070,v1,arm/cortex-a57-a72,core
0x00000000410fd080,v1,arm/cortex-a57-a72,core
0x00000000410fd0b0,v1,arm/cortex-a76-n1,core

1 # Format:
14 #Family-model,Version,Filename,EventType
15 0x00000000410fd030,v1,arm/cortex-a53,core
16 0x00000000420f1000,v1,arm/cortex-a53,core
17 0x00000000410fd040,v1,arm/cortex-a35,core
18 0x00000000410fd070,v1,arm/cortex-a57-a72,core
19 0x00000000410fd080,v1,arm/cortex-a57-a72,core
20 0x00000000410fd0b0,v1,arm/cortex-a76-n1,core