drm/radeon: enable the async DMA rings in the CS ioctl
This enables the functionality added in the previous patches. Userspace acceleration drivers can use the CS ioctl to submit command buffers to the async DMA rings. Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
cd459e525f
commit
278a334cbc
|
@ -112,6 +112,18 @@ static int radeon_cs_get_ring(struct radeon_cs_parser *p, u32 ring, s32 priority
|
||||||
} else
|
} else
|
||||||
p->ring = RADEON_RING_TYPE_GFX_INDEX;
|
p->ring = RADEON_RING_TYPE_GFX_INDEX;
|
||||||
break;
|
break;
|
||||||
|
case RADEON_CS_RING_DMA:
|
||||||
|
if (p->rdev->family >= CHIP_CAYMAN) {
|
||||||
|
if (p->priority > 0)
|
||||||
|
p->ring = R600_RING_TYPE_DMA_INDEX;
|
||||||
|
else
|
||||||
|
p->ring = CAYMAN_RING_TYPE_DMA1_INDEX;
|
||||||
|
} else if (p->rdev->family >= CHIP_R600) {
|
||||||
|
p->ring = R600_RING_TYPE_DMA_INDEX;
|
||||||
|
} else {
|
||||||
|
return -EINVAL;
|
||||||
|
}
|
||||||
|
break;
|
||||||
}
|
}
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
|
|
|
@ -917,6 +917,7 @@ struct drm_radeon_gem_va {
|
||||||
/* The second dword of RADEON_CHUNK_ID_FLAGS is a uint32 that sets the ring type */
|
/* The second dword of RADEON_CHUNK_ID_FLAGS is a uint32 that sets the ring type */
|
||||||
#define RADEON_CS_RING_GFX 0
|
#define RADEON_CS_RING_GFX 0
|
||||||
#define RADEON_CS_RING_COMPUTE 1
|
#define RADEON_CS_RING_COMPUTE 1
|
||||||
|
#define RADEON_CS_RING_DMA 2
|
||||||
/* The third dword of RADEON_CHUNK_ID_FLAGS is a sint32 that sets the priority */
|
/* The third dword of RADEON_CHUNK_ID_FLAGS is a sint32 that sets the priority */
|
||||||
/* 0 = normal, + = higher priority, - = lower priority */
|
/* 0 = normal, + = higher priority, - = lower priority */
|
||||||
|
|
||||||
|
|
Loading…
Reference in a new issue