drm/i915/bxt: Set max cdclk frequency properly
intel_update_max_cdclk() doesn't have a switch case for Broxton, so dev_priv->max_cdclk_freq gets set to whatever clock frequency we're currently running at (e.g., 144 MHz) rather than the true maximum. This causes our max dotclock to also be set too low and in turn leads mode verification to reject perfectly valid modes while loading EDID firmware blobs. Cc: Imre Deak <imre.deak@intel.com> Signed-off-by: Matt Roper <matthew.d.roper@intel.com> Reviewed-by: Imre Deak <imre.deak@intel.com> Link: http://patchwork.freedesktop.org/patch/msgid/1459892239-14041-1-git-send-email-matthew.d.roper@intel.com
This commit is contained in:
parent
a280f7dd9f
commit
281c114f8e
|
@ -5268,6 +5268,8 @@ static void intel_update_max_cdclk(struct drm_device *dev)
|
|||
dev_priv->max_cdclk_freq = 450000;
|
||||
else
|
||||
dev_priv->max_cdclk_freq = 337500;
|
||||
} else if (IS_BROXTON(dev)) {
|
||||
dev_priv->max_cdclk_freq = 624000;
|
||||
} else if (IS_BROADWELL(dev)) {
|
||||
/*
|
||||
* FIXME with extra cooling we can allow
|
||||
|
|
Loading…
Reference in a new issue