redonkable
/
alistair23-linux
1
0
Fork 0
Code Releases Activity

ARM: mvebu: Conform L2CC node with ePAPR specification by adding cache-level 

For L2 cache controller node, cache-level property is mandatory. Let's
add it to Armada 370 and Armada XP device tree.

Signed-off-by: Gregory CLEMENT <gregory.clement@free-electrons.com>
Reviewed-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
hifive-unleashed-5.1
Gregory CLEMENT 2015-03-17 17:33:54 +01:00
parent b7f01842bc
commit 292a3546b9
2 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
arch/arm/boot/dts/armada-370.dtsi
View File

@ -129,6 +129,7 @@
compatible = "marvell,aurora-outer-cache";
reg = <0x08000 0x1000>;
cache-id-part = <0x100>;
cache-level = <2>;
cache-unified;
wt-override;
};

1
arch/arm/boot/dts/armada-xp.dtsi
View File

@ -79,6 +79,7 @@
compatible = "marvell,aurora-system-cache";
reg = <0x08000 0x1000>;
cache-id-part = <0x100>;
cache-level = <2>;
cache-unified;
wt-override;
};