clk: sunxi-ng: a64: export CLK_CPUX clock for DVFS
Export CLK_CPUX so we can reference it in CPU node. Signed-off-by: Vasily Khoruzhick <anarsoul@gmail.com>alistair/sunxi64-5.4-dsi
parent
76c5fa72e1
commit
3815a3762a
|
@ -36,7 +36,6 @@
|
|||
#define CLK_PLL_HSIC 18
|
||||
#define CLK_PLL_DE 19
|
||||
#define CLK_PLL_DDR1 20
|
||||
#define CLK_CPUX 21
|
||||
#define CLK_AXI 22
|
||||
#define CLK_APB 23
|
||||
#define CLK_AHB1 24
|
||||
|
|
|
@ -46,6 +46,7 @@
|
|||
#define CLK_PLL_VIDEO0 7
|
||||
#define CLK_PLL_PERIPH0 11
|
||||
|
||||
#define CLK_CPUX 21
|
||||
#define CLK_BUS_MIPI_DSI 28
|
||||
#define CLK_BUS_CE 29
|
||||
#define CLK_BUS_DMA 30
|
||||
|
|
Loading…
Reference in New Issue