staging: sm750fb: Replace functions CamelCase naming with underscores.

Replace CamelCase function names with underscores to comply with
the standard kernel coding style.

Signed-off-by: Elise Lennion <elise.lennion@gmail.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
This commit is contained in:
Elise Lennion 2016-10-13 19:25:52 -03:00 committed by Greg Kroah-Hartman
parent 3f98afe0b6
commit 3fcb465f1e
6 changed files with 36 additions and 36 deletions

View file

@ -51,7 +51,7 @@ static unsigned int get_mxclk_freq(void)
*
* Input: Frequency to be set.
*/
static void setChipClock(unsigned int frequency)
static void set_chip_clock(unsigned int frequency)
{
struct pll_value pll;
unsigned int ulActualMxClk;
@ -68,19 +68,19 @@ static void setChipClock(unsigned int frequency)
pll.clockType = MXCLK_PLL;
/*
* Call calcPllValue() to fill the other fields of PLL structure.
* Call calc_pll_value() to fill the other fields of PLL structure.
* Sometime, the chip cannot set up the exact clock
* required by the User.
* Return value of calcPllValue gives the actual possible clock.
* Return value of calc_pll_value gives the actual possible clock.
*/
ulActualMxClk = calcPllValue(frequency, &pll);
ulActualMxClk = calc_pll_value(frequency, &pll);
/* Master Clock Control: MXCLK_PLL */
POKE32(MXCLK_PLL_CTRL, formatPllReg(&pll));
POKE32(MXCLK_PLL_CTRL, format_pll_reg(&pll));
}
}
static void setMemoryClock(unsigned int frequency)
static void set_memory_clock(unsigned int frequency)
{
unsigned int reg, divisor;
@ -119,7 +119,7 @@ static void setMemoryClock(unsigned int frequency)
break;
}
setCurrentGate(reg);
set_current_gate(reg);
}
}
@ -131,7 +131,7 @@ static void setMemoryClock(unsigned int frequency)
* NOTE:
* The maximum frequency the engine can run is 168MHz.
*/
static void setMasterClock(unsigned int frequency)
static void set_master_clock(unsigned int frequency)
{
unsigned int reg, divisor;
@ -169,11 +169,11 @@ static void setMasterClock(unsigned int frequency)
break;
}
setCurrentGate(reg);
set_current_gate(reg);
}
}
unsigned int ddk750_getVMSize(void)
unsigned int ddk750_get_vm_size(void)
{
unsigned int reg;
unsigned int data;
@ -205,18 +205,18 @@ unsigned int ddk750_getVMSize(void)
return data;
}
int ddk750_initHw(struct initchip_param *pInitParam)
int ddk750_init_hw(struct initchip_param *pInitParam)
{
unsigned int reg;
if (pInitParam->powerMode != 0)
pInitParam->powerMode = 0;
setPowerMode(pInitParam->powerMode);
set_power_mode(pInitParam->powerMode);
/* Enable display power gate & LOCALMEM power gate*/
reg = PEEK32(CURRENT_GATE);
reg |= (CURRENT_GATE_DISPLAY | CURRENT_GATE_LOCALMEM);
setCurrentGate(reg);
set_current_gate(reg);
if (sm750_get_chip_type() != SM750LE) {
/* set panel pll and graphic mode via mmio_88 */
@ -232,13 +232,13 @@ int ddk750_initHw(struct initchip_param *pInitParam)
}
/* Set the Main Chip Clock */
setChipClock(MHz((unsigned int)pInitParam->chipClock));
set_chip_clock(MHz((unsigned int)pInitParam->chipClock));
/* Set up memory clock. */
setMemoryClock(MHz(pInitParam->memClock));
set_memory_clock(MHz(pInitParam->memClock));
/* Set up master clock */
setMasterClock(MHz(pInitParam->masterClock));
set_master_clock(MHz(pInitParam->masterClock));
/* Reset the memory controller.
@ -304,7 +304,7 @@ int ddk750_initHw(struct initchip_param *pInitParam)
* M = {1,...,255}
* N = {2,...,15}
*/
unsigned int calcPllValue(unsigned int request_orig, struct pll_value *pll)
unsigned int calc_pll_value(unsigned int request_orig, struct pll_value *pll)
{
/* as sm750 register definition,
* N located in 2,15 and M located in 1,255
@ -372,7 +372,7 @@ unsigned int calcPllValue(unsigned int request_orig, struct pll_value *pll)
return ret;
}
unsigned int formatPllReg(struct pll_value *pPLL)
unsigned int format_pll_reg(struct pll_value *pPLL)
{
#ifndef VALIDATION_CHIP
unsigned int POD = pPLL->POD;

View file

@ -77,9 +77,9 @@ struct initchip_param {
logical_chip_type_t sm750_get_chip_type(void);
void sm750_set_chip_type(unsigned short devId, char revId);
unsigned int calcPllValue(unsigned int request, struct pll_value *pll);
unsigned int formatPllReg(struct pll_value *pPLL);
unsigned int ddk750_getVMSize(void);
int ddk750_initHw(struct initchip_param *);
unsigned int calc_pll_value(unsigned int request, struct pll_value *pll);
unsigned int format_pll_reg(struct pll_value *pPLL);
unsigned int ddk750_get_vm_size(void);
int ddk750_init_hw(struct initchip_param *);
#endif

View file

@ -80,7 +80,7 @@ static int programModeRegisters(mode_parameter_t *pModeParam,
if (pll->clockType == SECONDARY_PLL) {
/* programe secondary pixel clock */
POKE32(CRT_PLL_CTRL, formatPllReg(pll));
POKE32(CRT_PLL_CTRL, format_pll_reg(pll));
POKE32(CRT_HORIZONTAL_TOTAL,
(((pModeParam->horizontal_total - 1) <<
CRT_HORIZONTAL_TOTAL_TOTAL_SHIFT) &
@ -130,7 +130,7 @@ static int programModeRegisters(mode_parameter_t *pModeParam,
} else if (pll->clockType == PRIMARY_PLL) {
unsigned int reserved;
POKE32(PANEL_PLL_CTRL, formatPllReg(pll));
POKE32(PANEL_PLL_CTRL, format_pll_reg(pll));
reg = ((pModeParam->horizontal_total - 1) <<
PANEL_HORIZONTAL_TOTAL_TOTAL_SHIFT) &
@ -207,7 +207,7 @@ int ddk750_setModeTiming(mode_parameter_t *parm, clock_type_t clock)
pll.inputFreq = DEFAULT_INPUT_CLOCK;
pll.clockType = clock;
uiActualPixelClk = calcPllValue(parm->pixel_clock, &pll);
uiActualPixelClk = calc_pll_value(parm->pixel_clock, &pll);
if (sm750_get_chip_type() == SM750LE) {
/* set graphic mode via IO method */
outb_p(0x88, 0x3d4);

View file

@ -29,7 +29,7 @@ static unsigned int getPowerMode(void)
* SM50x can operate in one of three modes: 0, 1 or Sleep.
* On hardware reset, power mode 0 is default.
*/
void setPowerMode(unsigned int powerMode)
void set_power_mode(unsigned int powerMode)
{
unsigned int control_value = 0;
@ -72,7 +72,7 @@ void setPowerMode(unsigned int powerMode)
POKE32(POWER_MODE_CTRL, control_value);
}
void setCurrentGate(unsigned int gate)
void set_current_gate(unsigned int gate)
{
unsigned int gate_reg;
unsigned int mode;
@ -111,7 +111,7 @@ void enable2DEngine(unsigned int enable)
else
gate &= ~(CURRENT_GATE_DE | CURRENT_GATE_CSC);
setCurrentGate(gate);
set_current_gate(gate);
}
void enableDMA(unsigned int enable)
@ -125,7 +125,7 @@ void enableDMA(unsigned int enable)
else
gate &= ~CURRENT_GATE_DMA;
setCurrentGate(gate);
set_current_gate(gate);
}
/*
@ -142,7 +142,7 @@ void enableGPIO(unsigned int enable)
else
gate &= ~CURRENT_GATE_GPIO;
setCurrentGate(gate);
set_current_gate(gate);
}
/*
@ -159,7 +159,7 @@ void enableI2C(unsigned int enable)
else
gate &= ~CURRENT_GATE_I2C;
setCurrentGate(gate);
set_current_gate(gate);
}

View file

@ -19,12 +19,12 @@ void ddk750_setDPMS(DPMS_t);
/*
* This function sets the current power mode
*/
void setPowerMode(unsigned int powerMode);
void set_power_mode(unsigned int powerMode);
/*
* This function sets current gate
*/
void setCurrentGate(unsigned int gate);
void set_current_gate(unsigned int gate);
/*
* This function enable/disable the 2D engine.

View file

@ -68,9 +68,9 @@ int hw_sm750_map(struct sm750_dev *sm750_dev, struct pci_dev *pdev)
/* don't use pdev_resource[x].end - resource[x].start to
* calculate the resource size, it's only the maximum available
* size but not the actual size, using
* @ddk750_getVMSize function can be safe.
* @ddk750_get_vm_size function can be safe.
*/
sm750_dev->vidmem_size = ddk750_getVMSize();
sm750_dev->vidmem_size = ddk750_get_vm_size();
pr_info("video memory phyAddr = %lx, size = %u bytes\n",
sm750_dev->vidmem_start, sm750_dev->vidmem_size);
@ -103,7 +103,7 @@ int hw_sm750_inithw(struct sm750_dev *sm750_dev, struct pci_dev *pdev)
if (parm->master_clk == 0)
parm->master_clk = parm->chip_clk / 3;
ddk750_initHw((struct initchip_param *)&sm750_dev->initParm);
ddk750_init_hw((struct initchip_param *)&sm750_dev->initParm);
/* for sm718, open pci burst */
if (sm750_dev->devid == 0x718) {
POKE32(SYSTEM_CTRL,