1
0
Fork 0

ARM: sunxi: dts: split IR pins for A10 and A20

Currently none of the target boards nor the driver supports
IR TX. However this pin is used in a few instances as a GPIO.
Split the pin ctrl descriptions so that only the IR RX is
configured to be used.

Signed-off-by: Marcus Cooper <codekipper@gmail.com>
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
hifive-unleashed-5.1
Marcus Cooper 2015-05-02 13:36:20 +02:00 committed by Maxime Ripard
parent 94a3e0c455
commit 469a22e6ba
19 changed files with 54 additions and 26 deletions

View File

@ -130,7 +130,7 @@
&ir0 {
pinctrl-names = "default";
pinctrl-0 = <&ir0_pins_a>;
pinctrl-0 = <&ir0_rx_pins_a>;
status = "okay";
};

View File

@ -96,7 +96,7 @@
&ir0 {
pinctrl-names = "default";
pinctrl-0 = <&ir0_pins_a>;
pinctrl-0 = <&ir0_rx_pins_a>;
status = "okay";
};

View File

@ -126,7 +126,7 @@
&ir0 {
pinctrl-names = "default";
pinctrl-0 = <&ir0_pins_a>;
pinctrl-0 = <&ir0_rx_pins_a>;
status = "okay";
};

View File

@ -93,7 +93,7 @@
&ir0 {
pinctrl-names = "default";
pinctrl-0 = <&ir0_pins_a>;
pinctrl-0 = <&ir0_rx_pins_a>;
status = "okay";
};

View File

@ -126,7 +126,7 @@
&ir0 {
pinctrl-names = "default";
pinctrl-0 = <&ir0_pins_a>;
pinctrl-0 = <&ir0_rx_pins_a>;
status = "okay";
};

View File

@ -92,11 +92,11 @@
&ir0 {
pinctrl-names = "default";
pinctrl-0 = <&ir0_pins_a>;
pinctrl-0 = <&ir0_rx_pins_a>;
status = "okay";
};
&ir0_pins_a {
&ir0_rx_pins_a {
/* The ir receiver is not always populated */
allwinner,pull = <SUN4I_PINCTRL_PULL_UP>;
};

View File

@ -797,15 +797,29 @@
allwinner,pull = <SUN4I_PINCTRL_PULL_UP>;
};
ir0_pins_a: ir0@0 {
allwinner,pins = "PB3","PB4";
ir0_rx_pins_a: ir0@0 {
allwinner,pins = "PB4";
allwinner,function = "ir0";
allwinner,drive = <SUN4I_PINCTRL_10_MA>;
allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
};
ir1_pins_a: ir1@0 {
allwinner,pins = "PB22","PB23";
ir0_tx_pins_a: ir0@1 {
allwinner,pins = "PB3";
allwinner,function = "ir0";
allwinner,drive = <SUN4I_PINCTRL_10_MA>;
allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
};
ir1_rx_pins_a: ir1@0 {
allwinner,pins = "PB23";
allwinner,function = "ir1";
allwinner,drive = <SUN4I_PINCTRL_10_MA>;
allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
};
ir1_tx_pins_a: ir1@1 {
allwinner,pins = "PB22";
allwinner,function = "ir1";
allwinner,drive = <SUN4I_PINCTRL_10_MA>;
allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;

View File

@ -142,7 +142,7 @@
&ir0 {
pinctrl-names = "default";
pinctrl-0 = <&ir0_pins_a>;
pinctrl-0 = <&ir0_rx_pins_a>;
status = "okay";
};

View File

@ -154,7 +154,7 @@
&ir0 {
pinctrl-names = "default";
pinctrl-0 = <&ir0_pins_a>;
pinctrl-0 = <&ir0_rx_pins_a>;
status = "okay";
};

View File

@ -133,7 +133,7 @@
&ir0 {
pinctrl-names = "default";
pinctrl-0 = <&ir0_pins_a>;
pinctrl-0 = <&ir0_rx_pins_a>;
status = "okay";
};

View File

@ -160,7 +160,7 @@
&ir0 {
pinctrl-names = "default";
pinctrl-0 = <&ir0_pins_a>;
pinctrl-0 = <&ir0_rx_pins_a>;
status = "okay";
};

View File

@ -160,7 +160,7 @@
&ir0 {
pinctrl-names = "default";
pinctrl-0 = <&ir0_pins_a>;
pinctrl-0 = <&ir0_rx_pins_a>;
status = "okay";
};

View File

@ -157,7 +157,7 @@
&ir0 {
pinctrl-names = "default";
pinctrl-0 = <&ir0_pins_a>;
pinctrl-0 = <&ir0_rx_pins_a>;
status = "okay";
};

View File

@ -117,7 +117,7 @@
&ir0 {
pinctrl-names = "default";
pinctrl-0 = <&ir0_pins_a>;
pinctrl-0 = <&ir0_rx_pins_a>;
status = "okay";
};

View File

@ -137,7 +137,7 @@
&ir0 {
pinctrl-names = "default";
pinctrl-0 = <&ir0_pins_a>;
pinctrl-0 = <&ir0_rx_pins_a>;
status = "okay";
};

View File

@ -132,7 +132,7 @@
&ir0 {
pinctrl-names = "default";
pinctrl-0 = <&ir0_pins_a>;
pinctrl-0 = <&ir0_rx_pins_a>;
status = "okay";
};

View File

@ -125,7 +125,7 @@
&ir0 {
pinctrl-names = "default";
pinctrl-0 = <&ir0_pins_a>;
pinctrl-0 = <&ir0_rx_pins_a>;
status = "okay";
};

View File

@ -154,7 +154,7 @@
&ir0 {
pinctrl-names = "default";
pinctrl-0 = <&ir0_pins_a>;
pinctrl-0 = <&ir0_rx_pins_a>;
status = "okay";
};

View File

@ -1000,15 +1000,29 @@
allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
};
ir0_pins_a: ir0@0 {
allwinner,pins = "PB3","PB4";
ir0_rx_pins_a: ir0@0 {
allwinner,pins = "PB4";
allwinner,function = "ir0";
allwinner,drive = <SUN4I_PINCTRL_10_MA>;
allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
};
ir1_pins_a: ir1@0 {
allwinner,pins = "PB22","PB23";
ir0_tx_pins_a: ir0@1 {
allwinner,pins = "PB3";
allwinner,function = "ir0";
allwinner,drive = <SUN4I_PINCTRL_10_MA>;
allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
};
ir1_rx_pins_a: ir1@0 {
allwinner,pins = "PB23";
allwinner,function = "ir1";
allwinner,drive = <SUN4I_PINCTRL_10_MA>;
allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
};
ir1_tx_pins_a: ir1@1 {
allwinner,pins = "PB22";
allwinner,function = "ir1";
allwinner,drive = <SUN4I_PINCTRL_10_MA>;
allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;