ARM: clk-imx35: Fix SSI clock registration
SSI block has two types of clock: ipg: bus clock, the clock needed for accessing registers. per: peripheral clock, the clock needed for generating the bit rate. Currently SSI driver only supports slave mode and only need to handle the ipg clock, because the peripheral clock comes from the master codec. Only register the ipg clock and do not register the peripheral clock for ssi. Signed-off-by: Fabio Estevam <fabio.estevam@freescale.com> Tested-by: Mark Brown <broonie@opensource.wolfsonmicro.com> Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de> Cc: stable@vger.kernel.org
This commit is contained in:
parent
912bfe7652
commit
4854005861
|
@ -230,10 +230,8 @@ int __init mx35_clocks_init()
|
||||||
clk_register_clkdev(clk[ipu_gate], NULL, "mx3_sdc_fb");
|
clk_register_clkdev(clk[ipu_gate], NULL, "mx3_sdc_fb");
|
||||||
clk_register_clkdev(clk[owire_gate], NULL, "mxc_w1");
|
clk_register_clkdev(clk[owire_gate], NULL, "mxc_w1");
|
||||||
clk_register_clkdev(clk[sdma_gate], NULL, "imx35-sdma");
|
clk_register_clkdev(clk[sdma_gate], NULL, "imx35-sdma");
|
||||||
clk_register_clkdev(clk[ipg], "ipg", "imx-ssi.0");
|
clk_register_clkdev(clk[ssi1_gate], NULL, "imx-ssi.0");
|
||||||
clk_register_clkdev(clk[ssi1_div_post], "per", "imx-ssi.0");
|
clk_register_clkdev(clk[ssi2_gate], NULL, "imx-ssi.1");
|
||||||
clk_register_clkdev(clk[ipg], "ipg", "imx-ssi.1");
|
|
||||||
clk_register_clkdev(clk[ssi2_div_post], "per", "imx-ssi.1");
|
|
||||||
/* i.mx35 has the i.mx21 type uart */
|
/* i.mx35 has the i.mx21 type uart */
|
||||||
clk_register_clkdev(clk[uart1_gate], "per", "imx21-uart.0");
|
clk_register_clkdev(clk[uart1_gate], "per", "imx21-uart.0");
|
||||||
clk_register_clkdev(clk[ipg], "ipg", "imx21-uart.0");
|
clk_register_clkdev(clk[ipg], "ipg", "imx21-uart.0");
|
||||||
|
|
Loading…
Reference in a new issue