redonkable
/
alistair23-linux
1
0
Fork 0
Code Releases Activity

fpga: zynq-fpga: Fix unbalanced clock handling 

This commit fixes the unbalanced clock handling, where
a failed probe would leave the clock with an enable count of -1.

Reported-by: Josh Cartwright <joshc@ni.com>
Signed-off-by: Moritz Fischer <moritz.fischer@ettus.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
hifive-unleashed-5.1
Moritz Fischer 2015-10-19 13:35:33 -07:00 committed by Greg Kroah-Hartman
parent 525d12f27b
commit 6376931bab
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
drivers/fpga/zynq-fpga.c
View File

@ -487,7 +487,7 @@ static int zynq_fpga_probe(struct platform_device *pdev)
&zynq_fpga_ops, priv);
if (err) {
dev_err(dev, "unable to register FPGA manager");
clk_disable_unprepare(priv->clk);
clk_unprepare(priv->clk);
return err;
}
@ -502,7 +502,7 @@ static int zynq_fpga_remove(struct platform_device *pdev)
priv = platform_get_drvdata(pdev);
clk_disable_unprepare(priv->clk);
clk_unprepare(priv->clk);
return 0;
}