1
0
Fork 0

ARM: ux500: select L2X0 cache on ux500

The cache controller needs to be enabled for the
cortex-a9 specific errata that are also selected
to work.

Signed-off-by: Arnd Bergmann <arnd@arndb.de>
Signed-off-by: Mathieu Poirier <mathieu.poirier@linaro.org>
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
hifive-unleashed-5.1
Arnd Bergmann 2012-02-25 12:48:52 -07:00 committed by Linus Walleij
parent ded547a443
commit 68526e5863
1 changed files with 1 additions and 0 deletions

View File

@ -8,6 +8,7 @@ config UX500_SOC_COMMON
select ARM_ERRATA_753970
select ARM_ERRATA_754322
select ARM_ERRATA_764369
select CACHE_L2X0
config UX500_SOC_DB5500
bool