mlxsw: spectrum: Add multicast router trap for PIMv6
Add a new trap for PIMv6 packets. As PIM already has a designated trap group [ & rate limiter], simply use the same for PIMv6 as well. Signed-off-by: Yuval Mintz <yuvalm@mellanox.com> Signed-off-by: Ido Schimmel <idosch@mellanox.com> Signed-off-by: David S. Miller <davem@davemloft.net>hifive-unleashed-5.1
parent
64ed1b9e8f
commit
6a170d326f
|
@ -3380,6 +3380,7 @@ static const struct mlxsw_listener mlxsw_sp_listener[] = {
|
||||||
MLXSW_SP_RXL_NO_MARK(ACL0, TRAP_TO_CPU, IP2ME, false),
|
MLXSW_SP_RXL_NO_MARK(ACL0, TRAP_TO_CPU, IP2ME, false),
|
||||||
/* Multicast Router Traps */
|
/* Multicast Router Traps */
|
||||||
MLXSW_SP_RXL_MARK(IPV4_PIM, TRAP_TO_CPU, PIM, false),
|
MLXSW_SP_RXL_MARK(IPV4_PIM, TRAP_TO_CPU, PIM, false),
|
||||||
|
MLXSW_SP_RXL_MARK(IPV6_PIM, TRAP_TO_CPU, PIM, false),
|
||||||
MLXSW_SP_RXL_MARK(RPF, TRAP_TO_CPU, RPF, false),
|
MLXSW_SP_RXL_MARK(RPF, TRAP_TO_CPU, RPF, false),
|
||||||
MLXSW_SP_RXL_MARK(ACL1, TRAP_TO_CPU, MULTICAST, false),
|
MLXSW_SP_RXL_MARK(ACL1, TRAP_TO_CPU, MULTICAST, false),
|
||||||
MLXSW_SP_RXL_MR_MARK(ACL2, TRAP_TO_CPU, MULTICAST, false),
|
MLXSW_SP_RXL_MR_MARK(ACL2, TRAP_TO_CPU, MULTICAST, false),
|
||||||
|
|
|
@ -77,6 +77,7 @@ enum {
|
||||||
MLXSW_TRAP_ID_IPV6_DHCP = 0x69,
|
MLXSW_TRAP_ID_IPV6_DHCP = 0x69,
|
||||||
MLXSW_TRAP_ID_IPV6_ALL_ROUTERS_LINK = 0x6F,
|
MLXSW_TRAP_ID_IPV6_ALL_ROUTERS_LINK = 0x6F,
|
||||||
MLXSW_TRAP_ID_RTR_INGRESS0 = 0x70,
|
MLXSW_TRAP_ID_RTR_INGRESS0 = 0x70,
|
||||||
|
MLXSW_TRAP_ID_IPV6_PIM = 0x79,
|
||||||
MLXSW_TRAP_ID_IPV4_BGP = 0x88,
|
MLXSW_TRAP_ID_IPV4_BGP = 0x88,
|
||||||
MLXSW_TRAP_ID_IPV6_BGP = 0x89,
|
MLXSW_TRAP_ID_IPV6_BGP = 0x89,
|
||||||
MLXSW_TRAP_ID_L3_IPV6_ROUTER_SOLICITATION = 0x8A,
|
MLXSW_TRAP_ID_L3_IPV6_ROUTER_SOLICITATION = 0x8A,
|
||||||
|
|
Loading…
Reference in New Issue