Renesas ARM Based SoC R-Car SYSC Updates for v4.8
e0c98b9171
soc: renesas: rcar-sysc: Add support for R-Car M3-W power areas74699228b9
soc: renesas: Add r8a7796 SYSC PM Domain Binding Definitions2ff1bf77e4
soc: renesas: rcar-sysc: Document r8a7796 support -----BEGIN PGP SIGNATURE----- Version: GnuPG v1 iQIcBAABAgAGBQJXV20KAAoJENfPZGlqN0++XsEP/jP8ertwOrcc9t0ehcQlxMU7 VjEnFFBhRhmpEXwj1MUR5vepgNMZJSDOv/GACberjSy3i2EshM8KCKhpKhKSF6Xq f1T6Qcq4M8CpjVUOE+d2OrrwD071yR/1bX6ylnk+IOsyw8D/Q1/AK3Ik/GcdfEMg i0FpokrhHVwh1cvGwgunjE7snGwV5e8kPyiNz0RSMXmcyZV+Q6xLS3jtD+fTlbGw /EwRUH1SwYUh6LdfraczIiy26OpPq8wYGU+ZYdjPV6Pofp+Est73uV9zLD63YYus iEbT1cwBVt34stLASSxM2rsO5FbalrldS2mlSBcOTzGlzvsR4Jb0RTzyFwhJw3Wc povz1ZNDtezW1QDV7CRJoiPrDH3zeBkC0P6/B1c+Mt06dUOhufFDa62ohkU0TMNL 2Lwfya0+HoEzrzgrFwajZormPGKhXlCEJxytCdgUW/pffrGpL2/rUGFoiE4AB7Hq bJKY0GRghdwqGxyTfwoIAzV+QCh6mXZ7b/8PfLIfjwOkw2maxsgiOg3I2coeONzx J21ukaBxIC8u5c8cuanppzsDz0FzpUmvzwDSAYo72xh/O8bR6MG03NjSC1IfG5Ex P0YWJU2W/68MPC/uSsMjZvSvMn8g9yF9IQBGKsVAW74d/ZzbjPI2e4X9qKpTBxiq /PW/wCn1PattjQFh+vbS =hcze -----END PGP SIGNATURE----- Merge tag 'renesas-rcar-sysc-for-v4.8' of git://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas into next/drivers Renesas ARM Based SoC R-Car SYSC Updates for v4.8e0c98b9171
soc: renesas: rcar-sysc: Add support for R-Car M3-W power areas74699228b9
soc: renesas: Add r8a7796 SYSC PM Domain Binding Definitions2ff1bf77e4
soc: renesas: rcar-sysc: Document r8a7796 support * tag 'renesas-rcar-sysc-for-v4.8' of git://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas: soc: renesas: rcar-sysc: Add support for R-Car M3-W power areas soc: renesas: Add r8a7796 SYSC PM Domain Binding Definitions soc: renesas: rcar-sysc: Document r8a7796 support Signed-off-by: Olof Johansson <olof@lixom.net>
This commit is contained in:
commit
735251aeb9
|
@ -14,6 +14,7 @@ Required properties:
|
|||
- "renesas,r8a7793-sysc" (R-Car M2-N)
|
||||
- "renesas,r8a7794-sysc" (R-Car E2)
|
||||
- "renesas,r8a7795-sysc" (R-Car H3)
|
||||
- "renesas,r8a7796-sysc" (R-Car M3-W)
|
||||
- reg: Address start and address range for the device.
|
||||
- #power-domain-cells: Must be 1.
|
||||
|
||||
|
|
|
@ -5,3 +5,4 @@ obj-$(CONFIG_ARCH_R8A7791) += rcar-sysc.o r8a7791-sysc.o
|
|||
obj-$(CONFIG_ARCH_R8A7793) += rcar-sysc.o r8a7791-sysc.o
|
||||
obj-$(CONFIG_ARCH_R8A7794) += rcar-sysc.o r8a7794-sysc.o
|
||||
obj-$(CONFIG_ARCH_R8A7795) += rcar-sysc.o r8a7795-sysc.o
|
||||
obj-$(CONFIG_ARCH_R8A7796) += rcar-sysc.o r8a7796-sysc.o
|
||||
|
|
48
drivers/soc/renesas/r8a7796-sysc.c
Normal file
48
drivers/soc/renesas/r8a7796-sysc.c
Normal file
|
@ -0,0 +1,48 @@
|
|||
/*
|
||||
* Renesas R-Car M3-W System Controller
|
||||
*
|
||||
* Copyright (C) 2016 Glider bvba
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*/
|
||||
|
||||
#include <linux/bug.h>
|
||||
#include <linux/kernel.h>
|
||||
|
||||
#include <dt-bindings/power/r8a7796-sysc.h>
|
||||
|
||||
#include "rcar-sysc.h"
|
||||
|
||||
static const struct rcar_sysc_area r8a7796_areas[] __initconst = {
|
||||
{ "always-on", 0, 0, R8A7796_PD_ALWAYS_ON, -1, PD_ALWAYS_ON },
|
||||
{ "ca57-scu", 0x1c0, 0, R8A7796_PD_CA57_SCU, R8A7796_PD_ALWAYS_ON,
|
||||
PD_SCU },
|
||||
{ "ca57-cpu0", 0x80, 0, R8A7796_PD_CA57_CPU0, R8A7796_PD_CA57_SCU,
|
||||
PD_CPU_NOCR },
|
||||
{ "ca57-cpu1", 0x80, 1, R8A7796_PD_CA57_CPU1, R8A7796_PD_CA57_SCU,
|
||||
PD_CPU_NOCR },
|
||||
{ "ca53-scu", 0x140, 0, R8A7796_PD_CA53_SCU, R8A7796_PD_ALWAYS_ON,
|
||||
PD_SCU },
|
||||
{ "ca53-cpu0", 0x200, 0, R8A7796_PD_CA53_CPU0, R8A7796_PD_CA53_SCU,
|
||||
PD_CPU_NOCR },
|
||||
{ "ca53-cpu1", 0x200, 1, R8A7796_PD_CA53_CPU1, R8A7796_PD_CA53_SCU,
|
||||
PD_CPU_NOCR },
|
||||
{ "ca53-cpu2", 0x200, 2, R8A7796_PD_CA53_CPU2, R8A7796_PD_CA53_SCU,
|
||||
PD_CPU_NOCR },
|
||||
{ "ca53-cpu3", 0x200, 3, R8A7796_PD_CA53_CPU3, R8A7796_PD_CA53_SCU,
|
||||
PD_CPU_NOCR },
|
||||
{ "cr7", 0x240, 0, R8A7796_PD_CR7, R8A7796_PD_ALWAYS_ON },
|
||||
{ "a3vc", 0x380, 0, R8A7796_PD_A3VC, R8A7796_PD_ALWAYS_ON },
|
||||
{ "a2vc0", 0x3c0, 0, R8A7796_PD_A2VC0, R8A7796_PD_A3VC },
|
||||
{ "a2vc1", 0x3c0, 1, R8A7796_PD_A2VC1, R8A7796_PD_A3VC },
|
||||
{ "3dg-a", 0x100, 0, R8A7796_PD_3DG_A, R8A7796_PD_ALWAYS_ON },
|
||||
{ "3dg-b", 0x100, 1, R8A7796_PD_3DG_B, R8A7796_PD_3DG_A },
|
||||
{ "a3ir", 0x180, 0, R8A7796_PD_A3IR, R8A7796_PD_ALWAYS_ON },
|
||||
};
|
||||
|
||||
const struct rcar_sysc_info r8a7796_sysc_info __initconst = {
|
||||
.areas = r8a7796_areas,
|
||||
.num_areas = ARRAY_SIZE(r8a7796_areas),
|
||||
};
|
|
@ -302,6 +302,9 @@ static const struct of_device_id rcar_sysc_matches[] = {
|
|||
#endif
|
||||
#ifdef CONFIG_ARCH_R8A7795
|
||||
{ .compatible = "renesas,r8a7795-sysc", .data = &r8a7795_sysc_info },
|
||||
#endif
|
||||
#ifdef CONFIG_ARCH_R8A7796
|
||||
{ .compatible = "renesas,r8a7796-sysc", .data = &r8a7796_sysc_info },
|
||||
#endif
|
||||
{ /* sentinel */ }
|
||||
};
|
||||
|
|
|
@ -55,4 +55,5 @@ extern const struct rcar_sysc_info r8a7790_sysc_info;
|
|||
extern const struct rcar_sysc_info r8a7791_sysc_info;
|
||||
extern const struct rcar_sysc_info r8a7794_sysc_info;
|
||||
extern const struct rcar_sysc_info r8a7795_sysc_info;
|
||||
extern const struct rcar_sysc_info r8a7796_sysc_info;
|
||||
#endif /* __SOC_RENESAS_RCAR_SYSC_H__ */
|
||||
|
|
36
include/dt-bindings/power/r8a7796-sysc.h
Normal file
36
include/dt-bindings/power/r8a7796-sysc.h
Normal file
|
@ -0,0 +1,36 @@
|
|||
/*
|
||||
* Copyright (C) 2016 Glider bvba
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*/
|
||||
#ifndef __DT_BINDINGS_POWER_R8A7796_SYSC_H__
|
||||
#define __DT_BINDINGS_POWER_R8A7796_SYSC_H__
|
||||
|
||||
/*
|
||||
* These power domain indices match the numbers of the interrupt bits
|
||||
* representing the power areas in the various Interrupt Registers
|
||||
* (e.g. SYSCISR, Interrupt Status Register)
|
||||
*/
|
||||
|
||||
#define R8A7796_PD_CA57_CPU0 0
|
||||
#define R8A7796_PD_CA57_CPU1 1
|
||||
#define R8A7796_PD_CA53_CPU0 5
|
||||
#define R8A7796_PD_CA53_CPU1 6
|
||||
#define R8A7796_PD_CA53_CPU2 7
|
||||
#define R8A7796_PD_CA53_CPU3 8
|
||||
#define R8A7796_PD_CA57_SCU 12
|
||||
#define R8A7796_PD_CR7 13
|
||||
#define R8A7796_PD_A3VC 14
|
||||
#define R8A7796_PD_3DG_A 17
|
||||
#define R8A7796_PD_3DG_B 18
|
||||
#define R8A7796_PD_CA53_SCU 21
|
||||
#define R8A7796_PD_A3IR 24
|
||||
#define R8A7796_PD_A2VC0 25
|
||||
#define R8A7796_PD_A2VC1 26
|
||||
|
||||
/* Always-on power area */
|
||||
#define R8A7796_PD_ALWAYS_ON 32
|
||||
|
||||
#endif /* __DT_BINDINGS_POWER_R8A7796_SYSC_H__ */
|
Loading…
Reference in a new issue