Merge branch 'cxgb4-next'
Hariprasad Shenai says: ==================== Add support for few debugfs entries This patch series adds support for devlog, cim_la, cim_qcfg and mps_tcam debugfs entries. The patches series is created against 'net-next' tree. And includes patches on cxgb4 driver. We have included all the maintainers of respective drivers. Kindly review the change and let us know in case of any review comments. ==================== Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:
David S. Miller
commit
7c1b70234e
|
|
@ -290,11 +290,21 @@ enum chip_type {
|
|||
T5_LAST_REV = T5_A1,
|
||||
};
|
||||
|
||||
struct devlog_params {
|
||||
u32 memtype; /* which memory (EDC0, EDC1, MC) */
|
||||
u32 start; /* start of log in firmware memory */
|
||||
u32 size; /* size of log */
|
||||
};
|
||||
|
||||
struct adapter_params {
|
||||
struct sge_params sge;
|
||||
struct tp_params tp;
|
||||
struct vpd_params vpd;
|
||||
struct pci_params pci;
|
||||
struct devlog_params devlog;
|
||||
enum pcie_memwin drv_memwin;
|
||||
|
||||
unsigned int cim_la_size;
|
||||
|
||||
unsigned int sf_size; /* serial flash size in bytes */
|
||||
unsigned int sf_nsec; /* # of flash sectors */
|
||||
|
|
@ -1026,6 +1036,12 @@ int t4_mc_read(struct adapter *adap, int idx, u32 addr, __be32 *data,
|
|||
u64 *parity);
|
||||
int t4_edc_read(struct adapter *adap, int idx, u32 addr, __be32 *data,
|
||||
u64 *parity);
|
||||
int t4_cim_read(struct adapter *adap, unsigned int addr, unsigned int n,
|
||||
unsigned int *valp);
|
||||
int t4_cim_write(struct adapter *adap, unsigned int addr, unsigned int n,
|
||||
const unsigned int *valp);
|
||||
int t4_cim_read_la(struct adapter *adap, u32 *la_buf, unsigned int *wrptr);
|
||||
void t4_read_cimq_cfg(struct adapter *adap, u16 *base, u16 *size, u16 *thres);
|
||||
const char *t4_get_port_type_description(enum fw_port_type port_type);
|
||||
void t4_get_port_stats(struct adapter *adap, int idx, struct port_stats *p);
|
||||
void t4_read_mtu_tbl(struct adapter *adap, u16 *mtus, u8 *mtu_log);
|
||||
|
|
|
|||
|
|
@ -43,6 +43,526 @@
|
|||
#include "cxgb4_debugfs.h"
|
||||
#include "l2t.h"
|
||||
|
||||
/* generic seq_file support for showing a table of size rows x width. */
|
||||
static void *seq_tab_get_idx(struct seq_tab *tb, loff_t pos)
|
||||
{
|
||||
pos -= tb->skip_first;
|
||||
return pos >= tb->rows ? NULL : &tb->data[pos * tb->width];
|
||||
}
|
||||
|
||||
static void *seq_tab_start(struct seq_file *seq, loff_t *pos)
|
||||
{
|
||||
struct seq_tab *tb = seq->private;
|
||||
|
||||
if (tb->skip_first && *pos == 0)
|
||||
return SEQ_START_TOKEN;
|
||||
|
||||
return seq_tab_get_idx(tb, *pos);
|
||||
}
|
||||
|
||||
static void *seq_tab_next(struct seq_file *seq, void *v, loff_t *pos)
|
||||
{
|
||||
v = seq_tab_get_idx(seq->private, *pos + 1);
|
||||
if (v)
|
||||
++*pos;
|
||||
return v;
|
||||
}
|
||||
|
||||
static void seq_tab_stop(struct seq_file *seq, void *v)
|
||||
{
|
||||
}
|
||||
|
||||
static int seq_tab_show(struct seq_file *seq, void *v)
|
||||
{
|
||||
const struct seq_tab *tb = seq->private;
|
||||
|
||||
return tb->show(seq, v, ((char *)v - tb->data) / tb->width);
|
||||
}
|
||||
|
||||
static const struct seq_operations seq_tab_ops = {
|
||||
.start = seq_tab_start,
|
||||
.next = seq_tab_next,
|
||||
.stop = seq_tab_stop,
|
||||
.show = seq_tab_show
|
||||
};
|
||||
|
||||
struct seq_tab *seq_open_tab(struct file *f, unsigned int rows,
|
||||
unsigned int width, unsigned int have_header,
|
||||
int (*show)(struct seq_file *seq, void *v, int i))
|
||||
{
|
||||
struct seq_tab *p;
|
||||
|
||||
p = __seq_open_private(f, &seq_tab_ops, sizeof(*p) + rows * width);
|
||||
if (p) {
|
||||
p->show = show;
|
||||
p->rows = rows;
|
||||
p->width = width;
|
||||
p->skip_first = have_header != 0;
|
||||
}
|
||||
return p;
|
||||
}
|
||||
|
||||
static int cim_la_show(struct seq_file *seq, void *v, int idx)
|
||||
{
|
||||
if (v == SEQ_START_TOKEN)
|
||||
seq_puts(seq, "Status Data PC LS0Stat LS0Addr "
|
||||
" LS0Data\n");
|
||||
else {
|
||||
const u32 *p = v;
|
||||
|
||||
seq_printf(seq,
|
||||
" %02x %x%07x %x%07x %08x %08x %08x%08x%08x%08x\n",
|
||||
(p[0] >> 4) & 0xff, p[0] & 0xf, p[1] >> 4,
|
||||
p[1] & 0xf, p[2] >> 4, p[2] & 0xf, p[3], p[4], p[5],
|
||||
p[6], p[7]);
|
||||
}
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int cim_la_show_3in1(struct seq_file *seq, void *v, int idx)
|
||||
{
|
||||
if (v == SEQ_START_TOKEN) {
|
||||
seq_puts(seq, "Status Data PC\n");
|
||||
} else {
|
||||
const u32 *p = v;
|
||||
|
||||
seq_printf(seq, " %02x %08x %08x\n", p[5] & 0xff, p[6],
|
||||
p[7]);
|
||||
seq_printf(seq, " %02x %02x%06x %02x%06x\n",
|
||||
(p[3] >> 8) & 0xff, p[3] & 0xff, p[4] >> 8,
|
||||
p[4] & 0xff, p[5] >> 8);
|
||||
seq_printf(seq, " %02x %x%07x %x%07x\n", (p[0] >> 4) & 0xff,
|
||||
p[0] & 0xf, p[1] >> 4, p[1] & 0xf, p[2] >> 4);
|
||||
}
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int cim_la_open(struct inode *inode, struct file *file)
|
||||
{
|
||||
int ret;
|
||||
unsigned int cfg;
|
||||
struct seq_tab *p;
|
||||
struct adapter *adap = inode->i_private;
|
||||
|
||||
ret = t4_cim_read(adap, UP_UP_DBG_LA_CFG_A, 1, &cfg);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
p = seq_open_tab(file, adap->params.cim_la_size / 8, 8 * sizeof(u32), 1,
|
||||
cfg & UPDBGLACAPTPCONLY_F ?
|
||||
cim_la_show_3in1 : cim_la_show);
|
||||
if (!p)
|
||||
return -ENOMEM;
|
||||
|
||||
ret = t4_cim_read_la(adap, (u32 *)p->data, NULL);
|
||||
if (ret)
|
||||
seq_release_private(inode, file);
|
||||
return ret;
|
||||
}
|
||||
|
||||
static const struct file_operations cim_la_fops = {
|
||||
.owner = THIS_MODULE,
|
||||
.open = cim_la_open,
|
||||
.read = seq_read,
|
||||
.llseek = seq_lseek,
|
||||
.release = seq_release_private
|
||||
};
|
||||
|
||||
static int cim_qcfg_show(struct seq_file *seq, void *v)
|
||||
{
|
||||
static const char * const qname[] = {
|
||||
"TP0", "TP1", "ULP", "SGE0", "SGE1", "NC-SI",
|
||||
"ULP0", "ULP1", "ULP2", "ULP3", "SGE", "NC-SI",
|
||||
"SGE0-RX", "SGE1-RX"
|
||||
};
|
||||
|
||||
int i;
|
||||
struct adapter *adap = seq->private;
|
||||
u16 base[CIM_NUM_IBQ + CIM_NUM_OBQ_T5];
|
||||
u16 size[CIM_NUM_IBQ + CIM_NUM_OBQ_T5];
|
||||
u32 stat[(4 * (CIM_NUM_IBQ + CIM_NUM_OBQ_T5))];
|
||||
u16 thres[CIM_NUM_IBQ];
|
||||
u32 obq_wr_t4[2 * CIM_NUM_OBQ], *wr;
|
||||
u32 obq_wr_t5[2 * CIM_NUM_OBQ_T5];
|
||||
u32 *p = stat;
|
||||
int cim_num_obq = is_t4(adap->params.chip) ?
|
||||
CIM_NUM_OBQ : CIM_NUM_OBQ_T5;
|
||||
|
||||
i = t4_cim_read(adap, is_t4(adap->params.chip) ? UP_IBQ_0_RDADDR_A :
|
||||
UP_IBQ_0_SHADOW_RDADDR_A,
|
||||
ARRAY_SIZE(stat), stat);
|
||||
if (!i) {
|
||||
if (is_t4(adap->params.chip)) {
|
||||
i = t4_cim_read(adap, UP_OBQ_0_REALADDR_A,
|
||||
ARRAY_SIZE(obq_wr_t4), obq_wr_t4);
|
||||
wr = obq_wr_t4;
|
||||
} else {
|
||||
i = t4_cim_read(adap, UP_OBQ_0_SHADOW_REALADDR_A,
|
||||
ARRAY_SIZE(obq_wr_t5), obq_wr_t5);
|
||||
wr = obq_wr_t5;
|
||||
}
|
||||
}
|
||||
if (i)
|
||||
return i;
|
||||
|
||||
t4_read_cimq_cfg(adap, base, size, thres);
|
||||
|
||||
seq_printf(seq,
|
||||
" Queue Base Size Thres RdPtr WrPtr SOP EOP Avail\n");
|
||||
for (i = 0; i < CIM_NUM_IBQ; i++, p += 4)
|
||||
seq_printf(seq, "%7s %5x %5u %5u %6x %4x %4u %4u %5u\n",
|
||||
qname[i], base[i], size[i], thres[i],
|
||||
IBQRDADDR_G(p[0]), IBQWRADDR_G(p[1]),
|
||||
QUESOPCNT_G(p[3]), QUEEOPCNT_G(p[3]),
|
||||
QUEREMFLITS_G(p[2]) * 16);
|
||||
for ( ; i < CIM_NUM_IBQ + cim_num_obq; i++, p += 4, wr += 2)
|
||||
seq_printf(seq, "%7s %5x %5u %12x %4x %4u %4u %5u\n",
|
||||
qname[i], base[i], size[i],
|
||||
QUERDADDR_G(p[0]) & 0x3fff, wr[0] - base[i],
|
||||
QUESOPCNT_G(p[3]), QUEEOPCNT_G(p[3]),
|
||||
QUEREMFLITS_G(p[2]) * 16);
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int cim_qcfg_open(struct inode *inode, struct file *file)
|
||||
{
|
||||
return single_open(file, cim_qcfg_show, inode->i_private);
|
||||
}
|
||||
|
||||
static const struct file_operations cim_qcfg_fops = {
|
||||
.owner = THIS_MODULE,
|
||||
.open = cim_qcfg_open,
|
||||
.read = seq_read,
|
||||
.llseek = seq_lseek,
|
||||
.release = single_release,
|
||||
};
|
||||
|
||||
/* Firmware Device Log dump. */
|
||||
static const char * const devlog_level_strings[] = {
|
||||
[FW_DEVLOG_LEVEL_EMERG] = "EMERG",
|
||||
[FW_DEVLOG_LEVEL_CRIT] = "CRIT",
|
||||
[FW_DEVLOG_LEVEL_ERR] = "ERR",
|
||||
[FW_DEVLOG_LEVEL_NOTICE] = "NOTICE",
|
||||
[FW_DEVLOG_LEVEL_INFO] = "INFO",
|
||||
[FW_DEVLOG_LEVEL_DEBUG] = "DEBUG"
|
||||
};
|
||||
|
||||
static const char * const devlog_facility_strings[] = {
|
||||
[FW_DEVLOG_FACILITY_CORE] = "CORE",
|
||||
[FW_DEVLOG_FACILITY_SCHED] = "SCHED",
|
||||
[FW_DEVLOG_FACILITY_TIMER] = "TIMER",
|
||||
[FW_DEVLOG_FACILITY_RES] = "RES",
|
||||
[FW_DEVLOG_FACILITY_HW] = "HW",
|
||||
[FW_DEVLOG_FACILITY_FLR] = "FLR",
|
||||
[FW_DEVLOG_FACILITY_DMAQ] = "DMAQ",
|
||||
[FW_DEVLOG_FACILITY_PHY] = "PHY",
|
||||
[FW_DEVLOG_FACILITY_MAC] = "MAC",
|
||||
[FW_DEVLOG_FACILITY_PORT] = "PORT",
|
||||
[FW_DEVLOG_FACILITY_VI] = "VI",
|
||||
[FW_DEVLOG_FACILITY_FILTER] = "FILTER",
|
||||
[FW_DEVLOG_FACILITY_ACL] = "ACL",
|
||||
[FW_DEVLOG_FACILITY_TM] = "TM",
|
||||
[FW_DEVLOG_FACILITY_QFC] = "QFC",
|
||||
[FW_DEVLOG_FACILITY_DCB] = "DCB",
|
||||
[FW_DEVLOG_FACILITY_ETH] = "ETH",
|
||||
[FW_DEVLOG_FACILITY_OFLD] = "OFLD",
|
||||
[FW_DEVLOG_FACILITY_RI] = "RI",
|
||||
[FW_DEVLOG_FACILITY_ISCSI] = "ISCSI",
|
||||
[FW_DEVLOG_FACILITY_FCOE] = "FCOE",
|
||||
[FW_DEVLOG_FACILITY_FOISCSI] = "FOISCSI",
|
||||
[FW_DEVLOG_FACILITY_FOFCOE] = "FOFCOE"
|
||||
};
|
||||
|
||||
/* Information gathered by Device Log Open routine for the display routine.
|
||||
*/
|
||||
struct devlog_info {
|
||||
unsigned int nentries; /* number of entries in log[] */
|
||||
unsigned int first; /* first [temporal] entry in log[] */
|
||||
struct fw_devlog_e log[0]; /* Firmware Device Log */
|
||||
};
|
||||
|
||||
/* Dump a Firmaware Device Log entry.
|
||||
*/
|
||||
static int devlog_show(struct seq_file *seq, void *v)
|
||||
{
|
||||
if (v == SEQ_START_TOKEN)
|
||||
seq_printf(seq, "%10s %15s %8s %8s %s\n",
|
||||
"Seq#", "Tstamp", "Level", "Facility", "Message");
|
||||
else {
|
||||
struct devlog_info *dinfo = seq->private;
|
||||
int fidx = (uintptr_t)v - 2;
|
||||
unsigned long index;
|
||||
struct fw_devlog_e *e;
|
||||
|
||||
/* Get a pointer to the log entry to display. Skip unused log
|
||||
* entries.
|
||||
*/
|
||||
index = dinfo->first + fidx;
|
||||
if (index >= dinfo->nentries)
|
||||
index -= dinfo->nentries;
|
||||
e = &dinfo->log[index];
|
||||
if (e->timestamp == 0)
|
||||
return 0;
|
||||
|
||||
/* Print the message. This depends on the firmware using
|
||||
* exactly the same formating strings as the kernel so we may
|
||||
* eventually have to put a format interpreter in here ...
|
||||
*/
|
||||
seq_printf(seq, "%10d %15llu %8s %8s ",
|
||||
e->seqno, e->timestamp,
|
||||
(e->level < ARRAY_SIZE(devlog_level_strings)
|
||||
? devlog_level_strings[e->level]
|
||||
: "UNKNOWN"),
|
||||
(e->facility < ARRAY_SIZE(devlog_facility_strings)
|
||||
? devlog_facility_strings[e->facility]
|
||||
: "UNKNOWN"));
|
||||
seq_printf(seq, e->fmt, e->params[0], e->params[1],
|
||||
e->params[2], e->params[3], e->params[4],
|
||||
e->params[5], e->params[6], e->params[7]);
|
||||
}
|
||||
return 0;
|
||||
}
|
||||
|
||||
/* Sequential File Operations for Device Log.
|
||||
*/
|
||||
static inline void *devlog_get_idx(struct devlog_info *dinfo, loff_t pos)
|
||||
{
|
||||
if (pos > dinfo->nentries)
|
||||
return NULL;
|
||||
|
||||
return (void *)(uintptr_t)(pos + 1);
|
||||
}
|
||||
|
||||
static void *devlog_start(struct seq_file *seq, loff_t *pos)
|
||||
{
|
||||
struct devlog_info *dinfo = seq->private;
|
||||
|
||||
return (*pos
|
||||
? devlog_get_idx(dinfo, *pos)
|
||||
: SEQ_START_TOKEN);
|
||||
}
|
||||
|
||||
static void *devlog_next(struct seq_file *seq, void *v, loff_t *pos)
|
||||
{
|
||||
struct devlog_info *dinfo = seq->private;
|
||||
|
||||
(*pos)++;
|
||||
return devlog_get_idx(dinfo, *pos);
|
||||
}
|
||||
|
||||
static void devlog_stop(struct seq_file *seq, void *v)
|
||||
{
|
||||
}
|
||||
|
||||
static const struct seq_operations devlog_seq_ops = {
|
||||
.start = devlog_start,
|
||||
.next = devlog_next,
|
||||
.stop = devlog_stop,
|
||||
.show = devlog_show
|
||||
};
|
||||
|
||||
/* Set up for reading the firmware's device log. We read the entire log here
|
||||
* and then display it incrementally in devlog_show().
|
||||
*/
|
||||
static int devlog_open(struct inode *inode, struct file *file)
|
||||
{
|
||||
struct adapter *adap = inode->i_private;
|
||||
struct devlog_params *dparams = &adap->params.devlog;
|
||||
struct devlog_info *dinfo;
|
||||
unsigned int index;
|
||||
u32 fseqno;
|
||||
int ret;
|
||||
|
||||
/* If we don't know where the log is we can't do anything.
|
||||
*/
|
||||
if (dparams->start == 0)
|
||||
return -ENXIO;
|
||||
|
||||
/* Allocate the space to read in the firmware's device log and set up
|
||||
* for the iterated call to our display function.
|
||||
*/
|
||||
dinfo = __seq_open_private(file, &devlog_seq_ops,
|
||||
sizeof(*dinfo) + dparams->size);
|
||||
if (!dinfo)
|
||||
return -ENOMEM;
|
||||
|
||||
/* Record the basic log buffer information and read in the raw log.
|
||||
*/
|
||||
dinfo->nentries = (dparams->size / sizeof(struct fw_devlog_e));
|
||||
dinfo->first = 0;
|
||||
spin_lock(&adap->win0_lock);
|
||||
ret = t4_memory_rw(adap, adap->params.drv_memwin, dparams->memtype,
|
||||
dparams->start, dparams->size, (__be32 *)dinfo->log,
|
||||
T4_MEMORY_READ);
|
||||
spin_unlock(&adap->win0_lock);
|
||||
if (ret) {
|
||||
seq_release_private(inode, file);
|
||||
return ret;
|
||||
}
|
||||
|
||||
/* Translate log multi-byte integral elements into host native format
|
||||
* and determine where the first entry in the log is.
|
||||
*/
|
||||
for (fseqno = ~((u32)0), index = 0; index < dinfo->nentries; index++) {
|
||||
struct fw_devlog_e *e = &dinfo->log[index];
|
||||
int i;
|
||||
__u32 seqno;
|
||||
|
||||
if (e->timestamp == 0)
|
||||
continue;
|
||||
|
||||
e->timestamp = (__force __be64)be64_to_cpu(e->timestamp);
|
||||
seqno = be32_to_cpu(e->seqno);
|
||||
for (i = 0; i < 8; i++)
|
||||
e->params[i] =
|
||||
(__force __be32)be32_to_cpu(e->params[i]);
|
||||
|
||||
if (seqno < fseqno) {
|
||||
fseqno = seqno;
|
||||
dinfo->first = index;
|
||||
}
|
||||
}
|
||||
return 0;
|
||||
}
|
||||
|
||||
static const struct file_operations devlog_fops = {
|
||||
.owner = THIS_MODULE,
|
||||
.open = devlog_open,
|
||||
.read = seq_read,
|
||||
.llseek = seq_lseek,
|
||||
.release = seq_release_private
|
||||
};
|
||||
|
||||
static inline void tcamxy2valmask(u64 x, u64 y, u8 *addr, u64 *mask)
|
||||
{
|
||||
*mask = x | y;
|
||||
y = (__force u64)cpu_to_be64(y);
|
||||
memcpy(addr, (char *)&y + 2, ETH_ALEN);
|
||||
}
|
||||
|
||||
static int mps_tcam_show(struct seq_file *seq, void *v)
|
||||
{
|
||||
if (v == SEQ_START_TOKEN)
|
||||
seq_puts(seq, "Idx Ethernet address Mask Vld Ports PF"
|
||||
" VF Replication "
|
||||
"P0 P1 P2 P3 ML\n");
|
||||
else {
|
||||
u64 mask;
|
||||
u8 addr[ETH_ALEN];
|
||||
struct adapter *adap = seq->private;
|
||||
unsigned int idx = (uintptr_t)v - 2;
|
||||
u64 tcamy = t4_read_reg64(adap, MPS_CLS_TCAM_Y_L(idx));
|
||||
u64 tcamx = t4_read_reg64(adap, MPS_CLS_TCAM_X_L(idx));
|
||||
u32 cls_lo = t4_read_reg(adap, MPS_CLS_SRAM_L(idx));
|
||||
u32 cls_hi = t4_read_reg(adap, MPS_CLS_SRAM_H(idx));
|
||||
u32 rplc[4] = {0, 0, 0, 0};
|
||||
|
||||
if (tcamx & tcamy) {
|
||||
seq_printf(seq, "%3u -\n", idx);
|
||||
goto out;
|
||||
}
|
||||
|
||||
if (cls_lo & REPLICATE_F) {
|
||||
struct fw_ldst_cmd ldst_cmd;
|
||||
int ret;
|
||||
|
||||
memset(&ldst_cmd, 0, sizeof(ldst_cmd));
|
||||
ldst_cmd.op_to_addrspace =
|
||||
htonl(FW_CMD_OP_V(FW_LDST_CMD) |
|
||||
FW_CMD_REQUEST_F |
|
||||
FW_CMD_READ_F |
|
||||
FW_LDST_CMD_ADDRSPACE_V(
|
||||
FW_LDST_ADDRSPC_MPS));
|
||||
ldst_cmd.cycles_to_len16 = htonl(FW_LEN16(ldst_cmd));
|
||||
ldst_cmd.u.mps.fid_ctl =
|
||||
htons(FW_LDST_CMD_FID_V(FW_LDST_MPS_RPLC) |
|
||||
FW_LDST_CMD_CTL_V(idx));
|
||||
ret = t4_wr_mbox(adap, adap->mbox, &ldst_cmd,
|
||||
sizeof(ldst_cmd), &ldst_cmd);
|
||||
if (ret)
|
||||
dev_warn(adap->pdev_dev, "Can't read MPS "
|
||||
"replication map for idx %d: %d\n",
|
||||
idx, -ret);
|
||||
else {
|
||||
rplc[0] = ntohl(ldst_cmd.u.mps.rplc31_0);
|
||||
rplc[1] = ntohl(ldst_cmd.u.mps.rplc63_32);
|
||||
rplc[2] = ntohl(ldst_cmd.u.mps.rplc95_64);
|
||||
rplc[3] = ntohl(ldst_cmd.u.mps.rplc127_96);
|
||||
}
|
||||
}
|
||||
|
||||
tcamxy2valmask(tcamx, tcamy, addr, &mask);
|
||||
seq_printf(seq, "%3u %02x:%02x:%02x:%02x:%02x:%02x %012llx"
|
||||
"%3c %#x%4u%4d",
|
||||
idx, addr[0], addr[1], addr[2], addr[3], addr[4],
|
||||
addr[5], (unsigned long long)mask,
|
||||
(cls_lo & SRAM_VLD_F) ? 'Y' : 'N', PORTMAP_G(cls_hi),
|
||||
PF_G(cls_lo),
|
||||
(cls_lo & VF_VALID_F) ? VF_G(cls_lo) : -1);
|
||||
if (cls_lo & REPLICATE_F)
|
||||
seq_printf(seq, " %08x %08x %08x %08x",
|
||||
rplc[3], rplc[2], rplc[1], rplc[0]);
|
||||
else
|
||||
seq_printf(seq, "%36c", ' ');
|
||||
seq_printf(seq, "%4u%3u%3u%3u %#x\n",
|
||||
SRAM_PRIO0_G(cls_lo), SRAM_PRIO1_G(cls_lo),
|
||||
SRAM_PRIO2_G(cls_lo), SRAM_PRIO3_G(cls_lo),
|
||||
(cls_lo >> MULTILISTEN0_S) & 0xf);
|
||||
}
|
||||
out: return 0;
|
||||
}
|
||||
|
||||
static inline void *mps_tcam_get_idx(struct seq_file *seq, loff_t pos)
|
||||
{
|
||||
struct adapter *adap = seq->private;
|
||||
int max_mac_addr = is_t4(adap->params.chip) ?
|
||||
NUM_MPS_CLS_SRAM_L_INSTANCES :
|
||||
NUM_MPS_T5_CLS_SRAM_L_INSTANCES;
|
||||
return ((pos <= max_mac_addr) ? (void *)(uintptr_t)(pos + 1) : NULL);
|
||||
}
|
||||
|
||||
static void *mps_tcam_start(struct seq_file *seq, loff_t *pos)
|
||||
{
|
||||
return *pos ? mps_tcam_get_idx(seq, *pos) : SEQ_START_TOKEN;
|
||||
}
|
||||
|
||||
static void *mps_tcam_next(struct seq_file *seq, void *v, loff_t *pos)
|
||||
{
|
||||
++*pos;
|
||||
return mps_tcam_get_idx(seq, *pos);
|
||||
}
|
||||
|
||||
static void mps_tcam_stop(struct seq_file *seq, void *v)
|
||||
{
|
||||
}
|
||||
|
||||
static const struct seq_operations mps_tcam_seq_ops = {
|
||||
.start = mps_tcam_start,
|
||||
.next = mps_tcam_next,
|
||||
.stop = mps_tcam_stop,
|
||||
.show = mps_tcam_show
|
||||
};
|
||||
|
||||
static int mps_tcam_open(struct inode *inode, struct file *file)
|
||||
{
|
||||
int res = seq_open(file, &mps_tcam_seq_ops);
|
||||
|
||||
if (!res) {
|
||||
struct seq_file *seq = file->private_data;
|
||||
|
||||
seq->private = inode->i_private;
|
||||
}
|
||||
return res;
|
||||
}
|
||||
|
||||
static const struct file_operations mps_tcam_debugfs_fops = {
|
||||
.owner = THIS_MODULE,
|
||||
.open = mps_tcam_open,
|
||||
.read = seq_read,
|
||||
.llseek = seq_lseek,
|
||||
.release = seq_release,
|
||||
};
|
||||
|
||||
static ssize_t mem_read(struct file *file, char __user *buf, size_t count,
|
||||
loff_t *ppos)
|
||||
{
|
||||
|
|
@ -121,7 +641,11 @@ int t4_setup_debugfs(struct adapter *adap)
|
|||
u32 size;
|
||||
|
||||
static struct t4_debugfs_entry t4_debugfs_files[] = {
|
||||
{ "cim_la", &cim_la_fops, S_IRUSR, 0 },
|
||||
{ "cim_qcfg", &cim_qcfg_fops, S_IRUSR, 0 },
|
||||
{ "devlog", &devlog_fops, S_IRUSR, 0 },
|
||||
{ "l2t", &t4_l2t_fops, S_IRUSR, 0},
|
||||
{ "mps_tcam", &mps_tcam_debugfs_fops, S_IRUSR, 0 },
|
||||
};
|
||||
|
||||
add_debugfs_files(adap,
|
||||
|
|
|
|||
|
|
@ -44,6 +44,18 @@ struct t4_debugfs_entry {
|
|||
unsigned char data;
|
||||
};
|
||||
|
||||
struct seq_tab {
|
||||
int (*show)(struct seq_file *seq, void *v, int idx);
|
||||
unsigned int rows; /* # of entries */
|
||||
unsigned char width; /* size in bytes of each entry */
|
||||
unsigned char skip_first; /* whether the first line is a header */
|
||||
char data[0]; /* the table data */
|
||||
};
|
||||
|
||||
struct seq_tab *seq_open_tab(struct file *f, unsigned int rows,
|
||||
unsigned int width, unsigned int have_header,
|
||||
int (*show)(struct seq_file *seq, void *v, int i));
|
||||
|
||||
int t4_setup_debugfs(struct adapter *adap);
|
||||
void add_debugfs_files(struct adapter *adap,
|
||||
struct t4_debugfs_entry *files,
|
||||
|
|
|
|||
|
|
@ -5541,6 +5541,8 @@ static int adap_init0(struct adapter *adap)
|
|||
enum dev_state state;
|
||||
u32 params[7], val[7];
|
||||
struct fw_caps_config_cmd caps_cmd;
|
||||
struct fw_devlog_cmd devlog_cmd;
|
||||
u32 devlog_meminfo;
|
||||
int reset = 1;
|
||||
|
||||
/* Contact FW, advertising Master capability */
|
||||
|
|
@ -5621,6 +5623,30 @@ static int adap_init0(struct adapter *adap)
|
|||
if (ret < 0)
|
||||
goto bye;
|
||||
|
||||
/* Read firmware device log parameters. We really need to find a way
|
||||
* to get these parameters initialized with some default values (which
|
||||
* are likely to be correct) for the case where we either don't
|
||||
* attache to the firmware or it's crashed when we probe the adapter.
|
||||
* That way we'll still be able to perform early firmware startup
|
||||
* debugging ... If the request to get the Firmware's Device Log
|
||||
* parameters fails, we'll live so we don't make that a fatal error.
|
||||
*/
|
||||
memset(&devlog_cmd, 0, sizeof(devlog_cmd));
|
||||
devlog_cmd.op_to_write = htonl(FW_CMD_OP_V(FW_DEVLOG_CMD) |
|
||||
FW_CMD_REQUEST_F | FW_CMD_READ_F);
|
||||
devlog_cmd.retval_len16 = htonl(FW_LEN16(devlog_cmd));
|
||||
ret = t4_wr_mbox(adap, adap->mbox, &devlog_cmd, sizeof(devlog_cmd),
|
||||
&devlog_cmd);
|
||||
if (ret == 0) {
|
||||
devlog_meminfo =
|
||||
ntohl(devlog_cmd.memtype_devlog_memaddr16_devlog);
|
||||
adap->params.devlog.memtype =
|
||||
FW_DEVLOG_CMD_MEMTYPE_DEVLOG_G(devlog_meminfo);
|
||||
adap->params.devlog.start =
|
||||
FW_DEVLOG_CMD_MEMADDR16_DEVLOG_G(devlog_meminfo) << 4;
|
||||
adap->params.devlog.size = ntohl(devlog_cmd.memsize_devlog);
|
||||
}
|
||||
|
||||
/*
|
||||
* Find out what ports are available to us. Note that we need to do
|
||||
* this before calling adap_init0_no_config() since it needs nports
|
||||
|
|
|
|||
|
|
@ -4031,6 +4031,7 @@ int t4_prep_adapter(struct adapter *adapter)
|
|||
return -EINVAL;
|
||||
}
|
||||
|
||||
adapter->params.cim_la_size = CIMLA_SIZE;
|
||||
init_cong_ctrl(adapter->params.a_wnd, adapter->params.b_wnd);
|
||||
|
||||
/*
|
||||
|
|
@ -4323,3 +4324,157 @@ int t4_port_init(struct adapter *adap, int mbox, int pf, int vf)
|
|||
}
|
||||
return 0;
|
||||
}
|
||||
|
||||
/**
|
||||
* t4_read_cimq_cfg - read CIM queue configuration
|
||||
* @adap: the adapter
|
||||
* @base: holds the queue base addresses in bytes
|
||||
* @size: holds the queue sizes in bytes
|
||||
* @thres: holds the queue full thresholds in bytes
|
||||
*
|
||||
* Returns the current configuration of the CIM queues, starting with
|
||||
* the IBQs, then the OBQs.
|
||||
*/
|
||||
void t4_read_cimq_cfg(struct adapter *adap, u16 *base, u16 *size, u16 *thres)
|
||||
{
|
||||
unsigned int i, v;
|
||||
int cim_num_obq = is_t4(adap->params.chip) ?
|
||||
CIM_NUM_OBQ : CIM_NUM_OBQ_T5;
|
||||
|
||||
for (i = 0; i < CIM_NUM_IBQ; i++) {
|
||||
t4_write_reg(adap, CIM_QUEUE_CONFIG_REF_A, IBQSELECT_F |
|
||||
QUENUMSELECT_V(i));
|
||||
v = t4_read_reg(adap, CIM_QUEUE_CONFIG_CTRL_A);
|
||||
/* value is in 256-byte units */
|
||||
*base++ = CIMQBASE_G(v) * 256;
|
||||
*size++ = CIMQSIZE_G(v) * 256;
|
||||
*thres++ = QUEFULLTHRSH_G(v) * 8; /* 8-byte unit */
|
||||
}
|
||||
for (i = 0; i < cim_num_obq; i++) {
|
||||
t4_write_reg(adap, CIM_QUEUE_CONFIG_REF_A, OBQSELECT_F |
|
||||
QUENUMSELECT_V(i));
|
||||
v = t4_read_reg(adap, CIM_QUEUE_CONFIG_CTRL_A);
|
||||
/* value is in 256-byte units */
|
||||
*base++ = CIMQBASE_G(v) * 256;
|
||||
*size++ = CIMQSIZE_G(v) * 256;
|
||||
}
|
||||
}
|
||||
|
||||
/**
|
||||
* t4_cim_read - read a block from CIM internal address space
|
||||
* @adap: the adapter
|
||||
* @addr: the start address within the CIM address space
|
||||
* @n: number of words to read
|
||||
* @valp: where to store the result
|
||||
*
|
||||
* Reads a block of 4-byte words from the CIM intenal address space.
|
||||
*/
|
||||
int t4_cim_read(struct adapter *adap, unsigned int addr, unsigned int n,
|
||||
unsigned int *valp)
|
||||
{
|
||||
int ret = 0;
|
||||
|
||||
if (t4_read_reg(adap, CIM_HOST_ACC_CTRL_A) & HOSTBUSY_F)
|
||||
return -EBUSY;
|
||||
|
||||
for ( ; !ret && n--; addr += 4) {
|
||||
t4_write_reg(adap, CIM_HOST_ACC_CTRL_A, addr);
|
||||
ret = t4_wait_op_done(adap, CIM_HOST_ACC_CTRL_A, HOSTBUSY_F,
|
||||
0, 5, 2);
|
||||
if (!ret)
|
||||
*valp++ = t4_read_reg(adap, CIM_HOST_ACC_DATA_A);
|
||||
}
|
||||
return ret;
|
||||
}
|
||||
|
||||
/**
|
||||
* t4_cim_write - write a block into CIM internal address space
|
||||
* @adap: the adapter
|
||||
* @addr: the start address within the CIM address space
|
||||
* @n: number of words to write
|
||||
* @valp: set of values to write
|
||||
*
|
||||
* Writes a block of 4-byte words into the CIM intenal address space.
|
||||
*/
|
||||
int t4_cim_write(struct adapter *adap, unsigned int addr, unsigned int n,
|
||||
const unsigned int *valp)
|
||||
{
|
||||
int ret = 0;
|
||||
|
||||
if (t4_read_reg(adap, CIM_HOST_ACC_CTRL_A) & HOSTBUSY_F)
|
||||
return -EBUSY;
|
||||
|
||||
for ( ; !ret && n--; addr += 4) {
|
||||
t4_write_reg(adap, CIM_HOST_ACC_DATA_A, *valp++);
|
||||
t4_write_reg(adap, CIM_HOST_ACC_CTRL_A, addr | HOSTWRITE_F);
|
||||
ret = t4_wait_op_done(adap, CIM_HOST_ACC_CTRL_A, HOSTBUSY_F,
|
||||
0, 5, 2);
|
||||
}
|
||||
return ret;
|
||||
}
|
||||
|
||||
static int t4_cim_write1(struct adapter *adap, unsigned int addr,
|
||||
unsigned int val)
|
||||
{
|
||||
return t4_cim_write(adap, addr, 1, &val);
|
||||
}
|
||||
|
||||
/**
|
||||
* t4_cim_read_la - read CIM LA capture buffer
|
||||
* @adap: the adapter
|
||||
* @la_buf: where to store the LA data
|
||||
* @wrptr: the HW write pointer within the capture buffer
|
||||
*
|
||||
* Reads the contents of the CIM LA buffer with the most recent entry at
|
||||
* the end of the returned data and with the entry at @wrptr first.
|
||||
* We try to leave the LA in the running state we find it in.
|
||||
*/
|
||||
int t4_cim_read_la(struct adapter *adap, u32 *la_buf, unsigned int *wrptr)
|
||||
{
|
||||
int i, ret;
|
||||
unsigned int cfg, val, idx;
|
||||
|
||||
ret = t4_cim_read(adap, UP_UP_DBG_LA_CFG_A, 1, &cfg);
|
||||
if (ret)
|
||||
return ret;
|
||||
|
||||
if (cfg & UPDBGLAEN_F) { /* LA is running, freeze it */
|
||||
ret = t4_cim_write1(adap, UP_UP_DBG_LA_CFG_A, 0);
|
||||
if (ret)
|
||||
return ret;
|
||||
}
|
||||
|
||||
ret = t4_cim_read(adap, UP_UP_DBG_LA_CFG_A, 1, &val);
|
||||
if (ret)
|
||||
goto restart;
|
||||
|
||||
idx = UPDBGLAWRPTR_G(val);
|
||||
if (wrptr)
|
||||
*wrptr = idx;
|
||||
|
||||
for (i = 0; i < adap->params.cim_la_size; i++) {
|
||||
ret = t4_cim_write1(adap, UP_UP_DBG_LA_CFG_A,
|
||||
UPDBGLARDPTR_V(idx) | UPDBGLARDEN_F);
|
||||
if (ret)
|
||||
break;
|
||||
ret = t4_cim_read(adap, UP_UP_DBG_LA_CFG_A, 1, &val);
|
||||
if (ret)
|
||||
break;
|
||||
if (val & UPDBGLARDEN_F) {
|
||||
ret = -ETIMEDOUT;
|
||||
break;
|
||||
}
|
||||
ret = t4_cim_read(adap, UP_UP_DBG_LA_DATA_A, 1, &la_buf[i]);
|
||||
if (ret)
|
||||
break;
|
||||
idx = (idx + 1) & UPDBGLARDPTR_M;
|
||||
}
|
||||
restart:
|
||||
if (cfg & UPDBGLAEN_F) {
|
||||
int r = t4_cim_write1(adap, UP_UP_DBG_LA_CFG_A,
|
||||
cfg & ~UPDBGLARDEN_F);
|
||||
if (!ret)
|
||||
ret = r;
|
||||
}
|
||||
return ret;
|
||||
}
|
||||
|
|
|
|||
|
|
@ -55,6 +55,13 @@ enum {
|
|||
WOL_PAT_LEN = 128, /* length of WoL patterns */
|
||||
};
|
||||
|
||||
enum {
|
||||
CIM_NUM_IBQ = 6, /* # of CIM IBQs */
|
||||
CIM_NUM_OBQ = 6, /* # of CIM OBQs */
|
||||
CIM_NUM_OBQ_T5 = 8, /* # of CIM OBQs for T5 adapter */
|
||||
CIMLA_SIZE = 2048, /* # of 32-bit words in CIM LA */
|
||||
};
|
||||
|
||||
enum {
|
||||
SF_PAGE_SIZE = 256, /* serial flash page size */
|
||||
SF_SEC_SIZE = 64 * 1024, /* serial flash sector size */
|
||||
|
|
@ -110,6 +117,18 @@ enum {
|
|||
SGE_INGPADBOUNDARY_SHIFT = 5,/* ingress queue pad boundary */
|
||||
};
|
||||
|
||||
/* PCI-e memory window access */
|
||||
enum pcie_memwin {
|
||||
MEMWIN_NIC = 0,
|
||||
MEMWIN_RSVD1 = 1,
|
||||
MEMWIN_RSVD2 = 2,
|
||||
MEMWIN_RDMA = 3,
|
||||
MEMWIN_RSVD4 = 4,
|
||||
MEMWIN_FOISCSI = 5,
|
||||
MEMWIN_CSIOSTOR = 6,
|
||||
MEMWIN_RSVD7 = 7,
|
||||
};
|
||||
|
||||
struct sge_qstat { /* data written to SGE queue status entries */
|
||||
__be32 qid;
|
||||
__be16 cidx;
|
||||
|
|
|
|||
|
|
@ -1708,6 +1708,66 @@
|
|||
|
||||
#define MPS_RX_PERR_INT_CAUSE_A 0x11074
|
||||
|
||||
#define MPS_CLS_TCAM_Y_L_A 0xf000
|
||||
#define MPS_CLS_TCAM_X_L_A 0xf008
|
||||
|
||||
#define MPS_CLS_TCAM_Y_L(idx) (MPS_CLS_TCAM_Y_L_A + (idx) * 16)
|
||||
#define NUM_MPS_CLS_TCAM_Y_L_INSTANCES 512
|
||||
|
||||
#define MPS_CLS_TCAM_X_L(idx) (MPS_CLS_TCAM_X_L_A + (idx) * 16)
|
||||
#define NUM_MPS_CLS_TCAM_X_L_INSTANCES 512
|
||||
|
||||
#define MPS_CLS_SRAM_L_A 0xe000
|
||||
#define MPS_CLS_SRAM_H_A 0xe004
|
||||
|
||||
#define MPS_CLS_SRAM_L(idx) (MPS_CLS_SRAM_L_A + (idx) * 8)
|
||||
#define NUM_MPS_CLS_SRAM_L_INSTANCES 336
|
||||
|
||||
#define MPS_CLS_SRAM_H(idx) (MPS_CLS_SRAM_H_A + (idx) * 8)
|
||||
#define NUM_MPS_CLS_SRAM_H_INSTANCES 336
|
||||
|
||||
#define MULTILISTEN0_S 25
|
||||
|
||||
#define REPLICATE_S 11
|
||||
#define REPLICATE_V(x) ((x) << REPLICATE_S)
|
||||
#define REPLICATE_F REPLICATE_V(1U)
|
||||
|
||||
#define PF_S 8
|
||||
#define PF_M 0x7U
|
||||
#define PF_G(x) (((x) >> PF_S) & PF_M)
|
||||
|
||||
#define VF_VALID_S 7
|
||||
#define VF_VALID_V(x) ((x) << VF_VALID_S)
|
||||
#define VF_VALID_F VF_VALID_V(1U)
|
||||
|
||||
#define VF_S 0
|
||||
#define VF_M 0x7fU
|
||||
#define VF_G(x) (((x) >> VF_S) & VF_M)
|
||||
|
||||
#define SRAM_PRIO3_S 22
|
||||
#define SRAM_PRIO3_M 0x7U
|
||||
#define SRAM_PRIO3_G(x) (((x) >> SRAM_PRIO3_S) & SRAM_PRIO3_M)
|
||||
|
||||
#define SRAM_PRIO2_S 19
|
||||
#define SRAM_PRIO2_M 0x7U
|
||||
#define SRAM_PRIO2_G(x) (((x) >> SRAM_PRIO2_S) & SRAM_PRIO2_M)
|
||||
|
||||
#define SRAM_PRIO1_S 16
|
||||
#define SRAM_PRIO1_M 0x7U
|
||||
#define SRAM_PRIO1_G(x) (((x) >> SRAM_PRIO1_S) & SRAM_PRIO1_M)
|
||||
|
||||
#define SRAM_PRIO0_S 13
|
||||
#define SRAM_PRIO0_M 0x7U
|
||||
#define SRAM_PRIO0_G(x) (((x) >> SRAM_PRIO0_S) & SRAM_PRIO0_M)
|
||||
|
||||
#define SRAM_VLD_S 12
|
||||
#define SRAM_VLD_V(x) ((x) << SRAM_VLD_S)
|
||||
#define SRAM_VLD_F SRAM_VLD_V(1U)
|
||||
|
||||
#define PORTMAP_S 0
|
||||
#define PORTMAP_M 0xfU
|
||||
#define PORTMAP_G(x) (((x) >> PORTMAP_S) & PORTMAP_M)
|
||||
|
||||
#define CPL_INTR_CAUSE_A 0x19054
|
||||
|
||||
#define CIM_OP_MAP_PERR_S 5
|
||||
|
|
@ -2062,4 +2122,93 @@
|
|||
#define PL_VF_WHOAMI_A 0x0
|
||||
#define PL_VF_REVISION_A 0x8
|
||||
|
||||
/* registers for module CIM */
|
||||
#define CIM_HOST_ACC_CTRL_A 0x7b50
|
||||
#define CIM_HOST_ACC_DATA_A 0x7b54
|
||||
#define UP_UP_DBG_LA_CFG_A 0x140
|
||||
#define UP_UP_DBG_LA_DATA_A 0x144
|
||||
|
||||
#define HOSTBUSY_S 17
|
||||
#define HOSTBUSY_V(x) ((x) << HOSTBUSY_S)
|
||||
#define HOSTBUSY_F HOSTBUSY_V(1U)
|
||||
|
||||
#define HOSTWRITE_S 16
|
||||
#define HOSTWRITE_V(x) ((x) << HOSTWRITE_S)
|
||||
#define HOSTWRITE_F HOSTWRITE_V(1U)
|
||||
|
||||
#define UPDBGLARDEN_S 1
|
||||
#define UPDBGLARDEN_V(x) ((x) << UPDBGLARDEN_S)
|
||||
#define UPDBGLARDEN_F UPDBGLARDEN_V(1U)
|
||||
|
||||
#define UPDBGLAEN_S 0
|
||||
#define UPDBGLAEN_V(x) ((x) << UPDBGLAEN_S)
|
||||
#define UPDBGLAEN_F UPDBGLAEN_V(1U)
|
||||
|
||||
#define UPDBGLARDPTR_S 2
|
||||
#define UPDBGLARDPTR_M 0xfffU
|
||||
#define UPDBGLARDPTR_V(x) ((x) << UPDBGLARDPTR_S)
|
||||
|
||||
#define UPDBGLAWRPTR_S 16
|
||||
#define UPDBGLAWRPTR_M 0xfffU
|
||||
#define UPDBGLAWRPTR_G(x) (((x) >> UPDBGLAWRPTR_S) & UPDBGLAWRPTR_M)
|
||||
|
||||
#define UPDBGLACAPTPCONLY_S 30
|
||||
#define UPDBGLACAPTPCONLY_V(x) ((x) << UPDBGLACAPTPCONLY_S)
|
||||
#define UPDBGLACAPTPCONLY_F UPDBGLACAPTPCONLY_V(1U)
|
||||
|
||||
#define CIM_QUEUE_CONFIG_REF_A 0x7b48
|
||||
#define CIM_QUEUE_CONFIG_CTRL_A 0x7b4c
|
||||
|
||||
#define CIMQSIZE_S 24
|
||||
#define CIMQSIZE_M 0x3fU
|
||||
#define CIMQSIZE_G(x) (((x) >> CIMQSIZE_S) & CIMQSIZE_M)
|
||||
|
||||
#define CIMQBASE_S 16
|
||||
#define CIMQBASE_M 0x3fU
|
||||
#define CIMQBASE_G(x) (((x) >> CIMQBASE_S) & CIMQBASE_M)
|
||||
|
||||
#define QUEFULLTHRSH_S 0
|
||||
#define QUEFULLTHRSH_M 0x1ffU
|
||||
#define QUEFULLTHRSH_G(x) (((x) >> QUEFULLTHRSH_S) & QUEFULLTHRSH_M)
|
||||
|
||||
#define UP_IBQ_0_RDADDR_A 0x10
|
||||
#define UP_IBQ_0_SHADOW_RDADDR_A 0x280
|
||||
#define UP_OBQ_0_REALADDR_A 0x104
|
||||
#define UP_OBQ_0_SHADOW_REALADDR_A 0x394
|
||||
|
||||
#define IBQRDADDR_S 0
|
||||
#define IBQRDADDR_M 0x1fffU
|
||||
#define IBQRDADDR_G(x) (((x) >> IBQRDADDR_S) & IBQRDADDR_M)
|
||||
|
||||
#define IBQWRADDR_S 0
|
||||
#define IBQWRADDR_M 0x1fffU
|
||||
#define IBQWRADDR_G(x) (((x) >> IBQWRADDR_S) & IBQWRADDR_M)
|
||||
|
||||
#define QUERDADDR_S 0
|
||||
#define QUERDADDR_M 0x7fffU
|
||||
#define QUERDADDR_G(x) (((x) >> QUERDADDR_S) & QUERDADDR_M)
|
||||
|
||||
#define QUEREMFLITS_S 0
|
||||
#define QUEREMFLITS_M 0x7ffU
|
||||
#define QUEREMFLITS_G(x) (((x) >> QUEREMFLITS_S) & QUEREMFLITS_M)
|
||||
|
||||
#define QUEEOPCNT_S 16
|
||||
#define QUEEOPCNT_M 0xfffU
|
||||
#define QUEEOPCNT_G(x) (((x) >> QUEEOPCNT_S) & QUEEOPCNT_M)
|
||||
|
||||
#define QUESOPCNT_S 0
|
||||
#define QUESOPCNT_M 0xfffU
|
||||
#define QUESOPCNT_G(x) (((x) >> QUESOPCNT_S) & QUESOPCNT_M)
|
||||
|
||||
#define OBQSELECT_S 4
|
||||
#define OBQSELECT_V(x) ((x) << OBQSELECT_S)
|
||||
#define OBQSELECT_F OBQSELECT_V(1U)
|
||||
|
||||
#define IBQSELECT_S 3
|
||||
#define IBQSELECT_V(x) ((x) << IBQSELECT_S)
|
||||
#define IBQSELECT_F IBQSELECT_V(1U)
|
||||
|
||||
#define QUENUMSELECT_S 0
|
||||
#define QUENUMSELECT_V(x) ((x) << QUENUMSELECT_S)
|
||||
|
||||
#endif /* __T4_REGS_H */
|
||||
|
|
|
|||
|
|
@ -673,6 +673,7 @@ enum fw_cmd_opcodes {
|
|||
FW_RSS_IND_TBL_CMD = 0x20,
|
||||
FW_RSS_GLB_CONFIG_CMD = 0x22,
|
||||
FW_RSS_VI_CONFIG_CMD = 0x23,
|
||||
FW_DEVLOG_CMD = 0x25,
|
||||
FW_CLIP_CMD = 0x28,
|
||||
FW_LASTC2E_CMD = 0x40,
|
||||
FW_ERROR_CMD = 0x80,
|
||||
|
|
@ -3038,4 +3039,84 @@ enum fw_hdr_flags {
|
|||
FW_HDR_FLAGS_RESET_HALT = 0x00000001,
|
||||
};
|
||||
|
||||
/* length of the formatting string */
|
||||
#define FW_DEVLOG_FMT_LEN 192
|
||||
|
||||
/* maximum number of the formatting string parameters */
|
||||
#define FW_DEVLOG_FMT_PARAMS_NUM 8
|
||||
|
||||
/* priority levels */
|
||||
enum fw_devlog_level {
|
||||
FW_DEVLOG_LEVEL_EMERG = 0x0,
|
||||
FW_DEVLOG_LEVEL_CRIT = 0x1,
|
||||
FW_DEVLOG_LEVEL_ERR = 0x2,
|
||||
FW_DEVLOG_LEVEL_NOTICE = 0x3,
|
||||
FW_DEVLOG_LEVEL_INFO = 0x4,
|
||||
FW_DEVLOG_LEVEL_DEBUG = 0x5,
|
||||
FW_DEVLOG_LEVEL_MAX = 0x5,
|
||||
};
|
||||
|
||||
/* facilities that may send a log message */
|
||||
enum fw_devlog_facility {
|
||||
FW_DEVLOG_FACILITY_CORE = 0x00,
|
||||
FW_DEVLOG_FACILITY_CF = 0x01,
|
||||
FW_DEVLOG_FACILITY_SCHED = 0x02,
|
||||
FW_DEVLOG_FACILITY_TIMER = 0x04,
|
||||
FW_DEVLOG_FACILITY_RES = 0x06,
|
||||
FW_DEVLOG_FACILITY_HW = 0x08,
|
||||
FW_DEVLOG_FACILITY_FLR = 0x10,
|
||||
FW_DEVLOG_FACILITY_DMAQ = 0x12,
|
||||
FW_DEVLOG_FACILITY_PHY = 0x14,
|
||||
FW_DEVLOG_FACILITY_MAC = 0x16,
|
||||
FW_DEVLOG_FACILITY_PORT = 0x18,
|
||||
FW_DEVLOG_FACILITY_VI = 0x1A,
|
||||
FW_DEVLOG_FACILITY_FILTER = 0x1C,
|
||||
FW_DEVLOG_FACILITY_ACL = 0x1E,
|
||||
FW_DEVLOG_FACILITY_TM = 0x20,
|
||||
FW_DEVLOG_FACILITY_QFC = 0x22,
|
||||
FW_DEVLOG_FACILITY_DCB = 0x24,
|
||||
FW_DEVLOG_FACILITY_ETH = 0x26,
|
||||
FW_DEVLOG_FACILITY_OFLD = 0x28,
|
||||
FW_DEVLOG_FACILITY_RI = 0x2A,
|
||||
FW_DEVLOG_FACILITY_ISCSI = 0x2C,
|
||||
FW_DEVLOG_FACILITY_FCOE = 0x2E,
|
||||
FW_DEVLOG_FACILITY_FOISCSI = 0x30,
|
||||
FW_DEVLOG_FACILITY_FOFCOE = 0x32,
|
||||
FW_DEVLOG_FACILITY_MAX = 0x32,
|
||||
};
|
||||
|
||||
/* log message format */
|
||||
struct fw_devlog_e {
|
||||
__be64 timestamp;
|
||||
__be32 seqno;
|
||||
__be16 reserved1;
|
||||
__u8 level;
|
||||
__u8 facility;
|
||||
__u8 fmt[FW_DEVLOG_FMT_LEN];
|
||||
__be32 params[FW_DEVLOG_FMT_PARAMS_NUM];
|
||||
__be32 reserved3[4];
|
||||
};
|
||||
|
||||
struct fw_devlog_cmd {
|
||||
__be32 op_to_write;
|
||||
__be32 retval_len16;
|
||||
__u8 level;
|
||||
__u8 r2[7];
|
||||
__be32 memtype_devlog_memaddr16_devlog;
|
||||
__be32 memsize_devlog;
|
||||
__be32 r3[2];
|
||||
};
|
||||
|
||||
#define FW_DEVLOG_CMD_MEMTYPE_DEVLOG_S 28
|
||||
#define FW_DEVLOG_CMD_MEMTYPE_DEVLOG_M 0xf
|
||||
#define FW_DEVLOG_CMD_MEMTYPE_DEVLOG_G(x) \
|
||||
(((x) >> FW_DEVLOG_CMD_MEMTYPE_DEVLOG_S) & \
|
||||
FW_DEVLOG_CMD_MEMTYPE_DEVLOG_M)
|
||||
|
||||
#define FW_DEVLOG_CMD_MEMADDR16_DEVLOG_S 0
|
||||
#define FW_DEVLOG_CMD_MEMADDR16_DEVLOG_M 0xfffffff
|
||||
#define FW_DEVLOG_CMD_MEMADDR16_DEVLOG_G(x) \
|
||||
(((x) >> FW_DEVLOG_CMD_MEMADDR16_DEVLOG_S) & \
|
||||
FW_DEVLOG_CMD_MEMADDR16_DEVLOG_M)
|
||||
|
||||
#endif /* _T4FW_INTERFACE_H_ */
|
||||
|
|
|
|||
Loading…
Reference in a new issue