ARM: tegra: Fix some whitespace oddities
Some of the powergate code uses unusual spacing around == and has a tab instead of a space before an opening parenthesis. Signed-off-by: Thierry Reding <treding@nvidia.com> Signed-off-by: Stephen Warren <swarren@nvidia.com>
This commit is contained in:
parent
8a0a1af30c
commit
7e25eb01e6
|
@ -132,9 +132,9 @@ int tegra_powergate_remove_clamping(int id)
|
|||
* Tegra 2 has a bug where PCIE and VDE clamping masks are
|
||||
* swapped relatively to the partition ids
|
||||
*/
|
||||
if (id == TEGRA_POWERGATE_VDEC)
|
||||
if (id == TEGRA_POWERGATE_VDEC)
|
||||
mask = (1 << TEGRA_POWERGATE_PCIE);
|
||||
else if (id == TEGRA_POWERGATE_PCIE)
|
||||
else if (id == TEGRA_POWERGATE_PCIE)
|
||||
mask = (1 << TEGRA_POWERGATE_VDEC);
|
||||
else
|
||||
mask = (1 << id);
|
||||
|
|
Loading…
Reference in a new issue