msm: Generalize QGIC registers
The QGIC registers are mapped to the same virtual addresses across targets, only the physical address changes. Move the BASE address out of target-specific files, and add a SOC name to the base addresses. Signed-off-by: David Brown <davidb@codeaurora.org>
This commit is contained in:
parent
8c27e6f305
commit
8bb0644480
|
@ -35,13 +35,11 @@
|
|||
*
|
||||
*/
|
||||
|
||||
#define MSM_QGIC_DIST_BASE IOMEM(0xF0000000)
|
||||
#define MSM_QGIC_DIST_PHYS 0x02080000
|
||||
#define MSM_QGIC_DIST_SIZE SZ_4K
|
||||
#define MSM8X60_QGIC_DIST_PHYS 0x02080000
|
||||
#define MSM8X60_QGIC_DIST_SIZE SZ_4K
|
||||
|
||||
#define MSM_QGIC_CPU_BASE IOMEM(0xF0001000)
|
||||
#define MSM_QGIC_CPU_PHYS 0x02081000
|
||||
#define MSM_QGIC_CPU_SIZE SZ_4K
|
||||
#define MSM8X60_QGIC_CPU_PHYS 0x02081000
|
||||
#define MSM8X60_QGIC_CPU_SIZE SZ_4K
|
||||
|
||||
#define MSM_ACC_BASE IOMEM(0xF0002000)
|
||||
#define MSM_ACC_PHYS 0x02001000
|
||||
|
|
|
@ -55,6 +55,8 @@
|
|||
|
||||
/* Virtual addressses shared across all MSM targets. */
|
||||
#define MSM_CSR_BASE IOMEM(0xE0001000)
|
||||
#define MSM_QGIC_DIST_BASE IOMEM(0xF0000000)
|
||||
#define MSM_QGIC_CPU_BASE IOMEM(0xF0001000)
|
||||
#define MSM_TMR_BASE IOMEM(0xF0200000)
|
||||
#define MSM_TMR0_BASE IOMEM(0xF0201000)
|
||||
|
||||
|
|
|
@ -103,8 +103,8 @@ void __init msm_map_qsd8x50_io(void)
|
|||
|
||||
#ifdef CONFIG_ARCH_MSM8X60
|
||||
static struct map_desc msm8x60_io_desc[] __initdata = {
|
||||
MSM_DEVICE(QGIC_DIST),
|
||||
MSM_DEVICE(QGIC_CPU),
|
||||
MSM_CHIP_DEVICE(QGIC_DIST, MSM8X60),
|
||||
MSM_CHIP_DEVICE(QGIC_CPU, MSM8X60),
|
||||
MSM_CHIP_DEVICE(TMR, MSM8X60),
|
||||
MSM_CHIP_DEVICE(TMR0, MSM8X60),
|
||||
MSM_DEVICE(ACC),
|
||||
|
|
Loading…
Reference in a new issue