ARM: dts: ux500: Add pin configs for UART1 CTS/RTS pins
UART1 can optionally be used with additional CTS/RTS pins. The pinctrl driver has an extra "u1ctsrts_a_1" pin group for them. Add a new pin configuration to configure them correctly if needed. Signed-off-by: Stephan Gerhold <stephan@gerhold.net> Link: https://lore.kernel.org/r/20191125122256.53482-4-stephan@gerhold.net Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
This commit is contained in:
parent
4dbeac7364
commit
99e1df6136
|
@ -65,6 +65,32 @@
|
|||
ste,config = <&slpm_out_wkup_pdis>;
|
||||
};
|
||||
};
|
||||
|
||||
u1ctsrts_a_1_default: u1ctsrts_a_1_default {
|
||||
default_mux {
|
||||
function = "u1";
|
||||
groups = "u1ctsrts_a_1";
|
||||
};
|
||||
default_cfg1 {
|
||||
pins = "GPIO6_AF6"; /* CTS */
|
||||
ste,config = <&in_pu>;
|
||||
};
|
||||
default_cfg2 {
|
||||
pins = "GPIO7_AG5"; /* RTS */
|
||||
ste,config = <&out_hi>;
|
||||
};
|
||||
};
|
||||
|
||||
u1ctsrts_a_1_sleep: u1ctsrts_a_1_sleep {
|
||||
sleep_cfg1 {
|
||||
pins = "GPIO6_AF6"; /* CTS */
|
||||
ste,config = <&slpm_in_wkup_pdis>;
|
||||
};
|
||||
sleep_cfg2 {
|
||||
pins = "GPIO7_AG5"; /* RTS */
|
||||
ste,config = <&slpm_out_hi_wkup_pdis>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
uart2 {
|
||||
|
|
Loading…
Reference in a new issue