LF-73 gpu: imx: dpu: sc misc: Initialze KACHUNK_CNT as needed by blit engine
The KACHUNK_CNT SCU misc setting is for DPU blit engine's prefetch engine. It represents how many cycles are needed to trigger prefetch engine after DPU shadow being loaded. Set it to be 32, which is recommended and tested. Signed-off-by: Liu Ying <victor.liu@nxp.com>5.4-rM2-2.2.x-imx-squashed
parent
7cb714ff4b
commit
9e023db2ce
|
@ -68,6 +68,14 @@ int dpu_pxlink_set_dc_sync_mode(struct dpu_soc *dpu, bool enable)
|
|||
return dpu_sc_misc_set_ctrl(dpu, rsc, IMX_SC_C_MODE, enable);
|
||||
}
|
||||
|
||||
/* KACHUNK_CNT is needed for blit engine */
|
||||
int dpu_sc_misc_set_kachunk_cnt(struct dpu_soc *dpu, u32 cnt)
|
||||
{
|
||||
u32 rsc = dpu->id ? IMX_SC_R_DC_1 : IMX_SC_R_DC_0;
|
||||
|
||||
return dpu_sc_misc_set_ctrl(dpu, rsc, IMX_SC_C_KACHUNK_CNT, cnt);
|
||||
}
|
||||
|
||||
int dpu_sc_misc_init(struct dpu_soc *dpu)
|
||||
{
|
||||
int disp_id, ret = 0;
|
||||
|
@ -79,5 +87,7 @@ int dpu_sc_misc_init(struct dpu_soc *dpu)
|
|||
ret |= dpu_pxlink_set_sync_ctrl(dpu, disp_id, false);
|
||||
}
|
||||
|
||||
ret |= dpu_sc_misc_set_kachunk_cnt(dpu, 32);
|
||||
|
||||
return ret;
|
||||
}
|
||||
|
|
Loading…
Reference in New Issue