ARM: dts: sunxi: Fix DE2 clocks register range
commit5.4-rM2-2.2.x-imx-squashedda18032258
upstream. As it can be seen from DE2 manual, clock range is 0x10000. Fix it. Signed-off-by: Jernej Skrabec <jernej.skrabec@siol.net> Fixes:73f122c827
("ARM: dts: sun8i: a83t: Add display pipeline") Fixes:05a43a262d
("ARM: dts: sun8i: r40: Add HDMI pipeline") Fixes:21b2992093
("ARM: sun8i: v3s: add device nodes for DE2 display pipeline") Fixes:d8c6f1f029
("ARM: sun8i: h3/h5: add DE2 CCU device node for H3") [wens@csie.org: added fixes tags] Signed-off-by: Chen-Yu Tsai <wens@csie.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
parent
7e141c3078
commit
a2a385aae5
|
@ -313,7 +313,7 @@
|
|||
|
||||
display_clocks: clock@1000000 {
|
||||
compatible = "allwinner,sun8i-a83t-de2-clk";
|
||||
reg = <0x01000000 0x100000>;
|
||||
reg = <0x01000000 0x10000>;
|
||||
clocks = <&ccu CLK_BUS_DE>,
|
||||
<&ccu CLK_PLL_DE>;
|
||||
clock-names = "bus",
|
||||
|
|
|
@ -118,7 +118,7 @@
|
|||
display_clocks: clock@1000000 {
|
||||
compatible = "allwinner,sun8i-r40-de2-clk",
|
||||
"allwinner,sun8i-h3-de2-clk";
|
||||
reg = <0x01000000 0x100000>;
|
||||
reg = <0x01000000 0x10000>;
|
||||
clocks = <&ccu CLK_BUS_DE>,
|
||||
<&ccu CLK_DE>;
|
||||
clock-names = "bus",
|
||||
|
|
|
@ -105,7 +105,7 @@
|
|||
|
||||
display_clocks: clock@1000000 {
|
||||
compatible = "allwinner,sun8i-v3s-de2-clk";
|
||||
reg = <0x01000000 0x100000>;
|
||||
reg = <0x01000000 0x10000>;
|
||||
clocks = <&ccu CLK_BUS_DE>,
|
||||
<&ccu CLK_DE>;
|
||||
clock-names = "bus",
|
||||
|
|
|
@ -113,7 +113,7 @@
|
|||
|
||||
display_clocks: clock@1000000 {
|
||||
/* compatible is in per SoC .dtsi file */
|
||||
reg = <0x01000000 0x100000>;
|
||||
reg = <0x01000000 0x10000>;
|
||||
clocks = <&ccu CLK_BUS_DE>,
|
||||
<&ccu CLK_DE>;
|
||||
clock-names = "bus",
|
||||
|
|
Loading…
Reference in New Issue