drm/amdgpu/si_dpm: Limit clocks on HD86xx part
Limit clocks on a specific HD86xx part to avoid crashes (while awaiting an appropriate PP fix). Signed-off-by: Tom St Denis <tom.stdenis@amd.com> Reviewed-by: Alex Deucher <alexander.deucher@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
24e8df6a68
commit
aee3960a0c
|
@ -3499,6 +3499,12 @@ static void si_apply_state_adjust_rules(struct amdgpu_device *adev,
|
||||||
max_sclk = 75000;
|
max_sclk = 75000;
|
||||||
max_mclk = 80000;
|
max_mclk = 80000;
|
||||||
}
|
}
|
||||||
|
/* Limit clocks for some HD8600 parts */
|
||||||
|
if (adev->pdev->device == 0x6660 &&
|
||||||
|
adev->pdev->revision == 0x83) {
|
||||||
|
max_sclk = 75000;
|
||||||
|
max_mclk = 80000;
|
||||||
|
}
|
||||||
|
|
||||||
if (rps->vce_active) {
|
if (rps->vce_active) {
|
||||||
rps->evclk = adev->pm.dpm.vce_states[adev->pm.dpm.vce_level].evclk;
|
rps->evclk = adev->pm.dpm.vce_states[adev->pm.dpm.vce_level].evclk;
|
||||||
|
|
Loading…
Reference in a new issue