drm/i915: Add SCRATCH1 and ROW_CHICKEN3 to the register whitelist.
Only bit 27 of SCRATCH1 and bit 6 of ROW_CHICKEN3 are allowed to be set because of security-sensitive bits we don't want userspace to mess with. On HSW hardware the whitelisted bits control whether atomic read-modify-write operations are performed on L3 or on GTI, and when set to L3 (which can be 10x-30x better performing than on GTI, depending on the application) require great care to avoid a system hang, so we currently program them to be handled on GTI by default. Beignet can immediately start taking advantage of this change to enable L3 atomics. Mesa should eventually switch to L3 atomics too, but a number of non-trivial changes are still required so it will continue using GTI atomics for now. Signed-off-by: Francisco Jerez <currojerez@riseup.net> Reviewed-by: Zhigang Gong <zhigang.gong@linux.intel.com> Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
This commit is contained in:
parent
4e86f725ce
commit
d351f6d948
|
@ -463,6 +463,13 @@ static const struct drm_i915_reg_descriptor gen7_render_regs[] = {
|
|||
REG32(GEN7_L3SQCREG1),
|
||||
REG32(GEN7_L3CNTLREG2),
|
||||
REG32(GEN7_L3CNTLREG3),
|
||||
REG32(HSW_SCRATCH1,
|
||||
.mask = ~HSW_SCRATCH1_L3_DATA_ATOMICS_DISABLE,
|
||||
.value = 0),
|
||||
REG32(HSW_ROW_CHICKEN3,
|
||||
.mask = ~(HSW_ROW_CHICKEN3_L3_GLOBAL_ATOMICS_DISABLE << 16 |
|
||||
HSW_ROW_CHICKEN3_L3_GLOBAL_ATOMICS_DISABLE),
|
||||
.value = 0),
|
||||
};
|
||||
|
||||
static const struct drm_i915_reg_descriptor gen7_blt_regs[] = {
|
||||
|
|
Loading…
Reference in a new issue