1
0
Fork 0

MLK-24014 arm: dts: only enable pcie in the pcie dts file

Since iMX6Q/DL PCIe have the PM limitation (ERR005723).
Only enable PCIe in the xxx-pcie.dts files.

Signed-off-by: Richard Zhu <hongxing.zhu@nxp.com>
Reviewed-by: Fugang Duan <fugang.duan@nxp.com>
5.4-rM2-2.2.x-imx-squashed
Richard Zhu 2020-05-15 17:24:03 +08:00
parent b020954c94
commit e07881a460
7 changed files with 52 additions and 5 deletions

View File

@ -439,12 +439,14 @@ dtb-$(CONFIG_SOC_IMX6Q) += \
imx6dl-sabreauto-flexcan1.dtb \
imx6dl-sabreauto-ecspi.dtb \
imx6dl-sabreauto-gpmi-weim.dtb \
imx6dl-sabreauto-pcie.dtb \
imx6dl-sabrelite.dtb \
imx6dl-sabresd.dtb \
imx6dl-sabresd-ldo.dtb \
imx6dl-sabresd-btwifi.dtb \
imx6dl-sabresd-hdcp.dtb \
imx6dl-sabresd-enetirq.dtb \
imx6dl-sabresd-pcie.dtb \
imx6dl-savageboard.dtb \
imx6dl-ts4900.dtb \
imx6dl-ts7970.dtb \
@ -526,6 +528,7 @@ dtb-$(CONFIG_SOC_IMX6Q) += \
imx6q-sabreauto-flexcan1.dtb \
imx6q-sabreauto-ecspi.dtb \
imx6q-sabreauto-gpmi-weim.dtb \
imx6q-sabreauto-pcie.dtb \
imx6q-sabrelite.dtb \
imx6q-sabresd.dtb \
imx6q-sabresd-ldo.dtb \
@ -533,6 +536,7 @@ dtb-$(CONFIG_SOC_IMX6Q) += \
imx6q-sabresd-hdcp.dtb \
imx6q-sabresd-uart.dtb \
imx6q-sabresd-enetirq.dtb \
imx6q-sabresd-pcie.dtb \
imx6q-savageboard.dtb \
imx6q-sbc6x.dtb \
imx6q-tbs2910.dtb \

View File

@ -0,0 +1,12 @@
// SPDX-License-Identifier: GPL-2.0+
/*
* Copyright 2020 NXP
*/
/dts-v1/;
#include "imx6dl-sabreauto.dts"
&pcie {
status = "okay";
};

View File

@ -0,0 +1,12 @@
// SPDX-License-Identifier: GPL-2.0+
/*
* Copyright 2020 NXP
*/
/dts-v1/;
#include "imx6dl-sabresd.dts"
&pcie {
status = "okay";
};

View File

@ -0,0 +1,12 @@
// SPDX-License-Identifier: GPL-2.0+
/*
* Copyright 2020 NXP
*/
/dts-v1/;
#include "imx6q-sabreauto.dts"
&pcie {
status = "okay";
};

View File

@ -0,0 +1,12 @@
// SPDX-License-Identifier: GPL-2.0+
/*
* Copyright 2020 NXP
*/
/dts-v1/;
#include "imx6q-sabresd.dts"
&pcie {
status = "okay";
};

View File

@ -1084,10 +1084,6 @@
status = "okay";
};
&pcie {
status = "okay";
};
&spdif {
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_spdif>;

View File

@ -1092,7 +1092,6 @@
reset-gpio = <&gpio7 12 GPIO_ACTIVE_LOW>;
vpcie-supply = <&reg_pcie>;
epdev_on-supply = <&vgen3_reg>;
status = "okay";
};
&pwm1 {