dt-bindings: Updates for v4.12-rc1

This contains an update for the flow controller device tree binding as
 well as the addition of the binding for the GP10B GPU found on the new
 Tegra186 (Parker) SoC.
 -----BEGIN PGP SIGNATURE-----
 
 iQJHBAABCAAxFiEEiOrDCAFJzPfAjcif3SOs138+s6EFAljmxg4THHRyZWRpbmdA
 bnZpZGlhLmNvbQAKCRDdI6zXfz6zoYy6D/41zgWP+rlYO03xHdQ9g/tJgpKWtGmg
 U0hiAxycHiFuSnHv8cOHihEPHzR55hAQPTbr9lAM/gcXjUHVAQ0pPRm50Iu5Q0if
 M3QSRhZPSqP54pibNDrsd8Pz75gWTNEvc971IqBPkCiqTmte7T0w9Zlw1x5Ol6vV
 WT8fu7HAliysjpiEKAglrgcmYDAJ+vLI6ybTj6ZxcyXTQN7jexIXEeOMVIpIGRYN
 oAVqSWHlUYJO/wIZzpVOTh2mvlVw+EIMeNnIoOZmGhBH2EPGWAwto0adags0c7ws
 WsfIWFOv1zg4BeNer/BevWnMREJrco2uOWyIF8RITcG2n+nKuKTcnGTtWr+MO77D
 5iNImLHZOcZKk9lOHofaEvdN55sGtoUEriQC1gQa5LpFL6nawTs9erEQS3QT3xVn
 Z0+boaa5h7wxQVxLie0CjSqLnzl1rF/+HVx/Gg995zHUKld04mNqhtkwcCxqptIO
 1M0Y6qjGZkYPRXM7Wqz/D9tPSfGZXLLVi0zh5rn8B4rLEygc8SVEXpEtOlJAW5NP
 1UomYh2oBXkigGLDJAljgoNk4ZPCOP25JtHFgULIKIpgVUQVPYpPyCVtnQa+2il8
 7vrpez3omPj49yBFEjtynYq7vCjeTyxQ1K+5pjX9LVv9rU8YyrwE7tzjo4jve9vy
 gJmnB5AQ73/HTw==
 =EArG
 -----END PGP SIGNATURE-----

Merge tag 'tegra-for-4.12-dt-bindings' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux into next/dt

dt-bindings: Updates for v4.12-rc1

This contains an update for the flow controller device tree binding as
well as the addition of the binding for the GP10B GPU found on the new
Tegra186 (Parker) SoC.

* tag 'tegra-for-4.12-dt-bindings' of git://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux:
  dt-bindings: Add documentation for GP10B GPU
  dt-bindings: tegra: Update compatible strings for Tegra flowctrl

Signed-off-by: Olof Johansson <olof@lixom.net>

Documentation/devicetree/bindings/arm/tegra/nvidia,tegra20-flowctrl.txt

@@ -1,7 +1,13 @@
 NVIDIA Tegra Flow Controller
 
 Required properties:
-- compatible: Should be "nvidia,tegra<chip>-flowctrl"
+- compatible: Should contain one of the following:
+  - "nvidia,tegra20-flowctrl": for Tegra20
+  - "nvidia,tegra30-flowctrl": for Tegra30
+  - "nvidia,tegra114-flowctrl": for Tegra114
+  - "nvidia,tegra124-flowctrl": for Tegra124
+  - "nvidia,tegra132-flowctrl", "nvidia,tegra124-flowctrl": for Tegra132
+  - "nvidia,tegra210-flowctrl": for Tegra210
 - reg: Should contain one register range (address and length)
 
 Example:

Documentation/devicetree/bindings/gpu/nvidia,gk20a.txt

@@ -5,6 +5,7 @@ Required properties:
   Currently recognized values:
   - nvidia,gk20a
   - nvidia,gm20b
+  - nvidia,gp10b
 - reg: Physical base address and length of the controller's registers.
   Must contain two entries:
   - first entry for bar0
@@ -14,7 +15,8 @@ Required properties:
 - interrupt-names: Must include the following entries:
   - stall
   - nonstall
-- vdd-supply: regulator for supply voltage.
+- vdd-supply: regulator for supply voltage. Only required for GPUs not using
+  power domains.
 - clocks: Must contain an entry for each entry in clock-names.
   See ../clocks/clock-bindings.txt for details.
 - clock-names: Must include the following entries:
@@ -27,6 +29,8 @@ is also required:
   See ../reset/reset.txt for details.
 - reset-names: Must include the following entries:
   - gpu
+- power-domains: GPUs that make use of power domains can define this property
+  instead of vdd-supply. Currently "nvidia,gp10b" makes use of this.
 
 Optional properties:
 - iommus: A reference to the IOMMU. See ../iommu/iommu.txt for details.
@@ -68,3 +72,22 @@ Example for GM20B:
 		iommus = <&mc TEGRA_SWGROUP_GPU>;
 		status = "disabled";
 	};
+
+Example for GP10B:
+
+	gpu@17000000 {
+		compatible = "nvidia,gp10b";
+		reg = <0x0 0x17000000 0x0 0x1000000>,
+		      <0x0 0x18000000 0x0 0x1000000>;
+		interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH
+			      GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>;
+		interrupt-names = "stall", "nonstall";
+		clocks = <&bpmp TEGRA186_CLK_GPCCLK>,
+			 <&bpmp TEGRA186_CLK_GPU>;
+		clock-names = "gpu", "pwr";
+		resets = <&bpmp TEGRA186_RESET_GPU>;
+		reset-names = "gpu";
+		power-domains = <&bpmp TEGRA186_POWER_DOMAIN_GPU>;
+		iommus = <&smmu TEGRA186_SID_GPU>;
+		status = "disabled";
+	};