perf vendor events: Add HaswellX V17 event file
Add a Intel event file for perf. Signed-off-by: Andi Kleen <ak@linux.intel.com> Cc: Jiri Olsa <jolsa@redhat.com> Cc: Sukadev Bhattiprolu <sukadev@linux.vnet.ibm.com> Link: http://lkml.kernel.org/n/tip-ungwt9avwpysik3yd1a06kpx@git.kernel.org [ Lowercased the directory and file names ] Signed-off-by: Arnaldo Carvalho de Melo <acme@redhat.com>
This commit is contained in:
parent
dcfbad10c7
commit
ede0074043
1077
tools/perf/pmu-events/arch/x86/haswellx/cache.json
Normal file
1077
tools/perf/pmu-events/arch/x86/haswellx/cache.json
Normal file
File diff suppressed because it is too large
Load diff
83
tools/perf/pmu-events/arch/x86/haswellx/floating-point.json
Normal file
83
tools/perf/pmu-events/arch/x86/haswellx/floating-point.json
Normal file
|
@ -0,0 +1,83 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0xC1",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Number of transitions from AVX-256 to legacy SSE when penalty applicable.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OTHER_ASSISTS.AVX_TO_SSE",
|
||||
"Errata": "HSD56, HSM57",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC1",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Number of transitions from SSE to AVX-256 when penalty applicable.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OTHER_ASSISTS.SSE_TO_AVX",
|
||||
"Errata": "HSD56, HSM57",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCA",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Number of X87 assists due to output value.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ASSIST.X87_OUTPUT",
|
||||
"PublicDescription": "Number of X87 FP assists due to output values.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCA",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Number of X87 assists due to input value.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ASSIST.X87_INPUT",
|
||||
"PublicDescription": "Number of X87 FP assists due to input values.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCA",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Number of SIMD FP assists due to Output values",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ASSIST.SIMD_OUTPUT",
|
||||
"PublicDescription": "Number of SIMD FP assists due to output values.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCA",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Number of SIMD FP assists due to input values",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ASSIST.SIMD_INPUT",
|
||||
"PublicDescription": "Number of SIMD FP assists due to input values.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCA",
|
||||
"UMask": "0x1e",
|
||||
"BriefDescription": "Cycles with any input/output SSE or FP assist",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ASSIST.ANY",
|
||||
"CounterMask": "1",
|
||||
"PublicDescription": "Cycles with any input/output SSE* or FP assists.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC6",
|
||||
"UMask": "0x7",
|
||||
"BriefDescription": "Approximate counts of AVX & AVX2 256-bit instructions, including non-arithmetic instructions, loads, and stores. May count non-AVX instructions that employ 256-bit operations, including (but not necessarily limited to) rep string instructions that use 256-bit loads and stores for optimized performance, XSAVE* and XRSTOR*, and operations that transition the x87 FPU data registers between x87 and MMX.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "AVX_INSTS.ALL",
|
||||
"PublicDescription": "Note that a whole rep string only counts AVX_INST.ALL once.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
}
|
||||
]
|
294
tools/perf/pmu-events/arch/x86/haswellx/frontend.json
Normal file
294
tools/perf/pmu-events/arch/x86/haswellx/frontend.json
Normal file
|
@ -0,0 +1,294 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Instruction Decode Queue (IDQ) empty cycles",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.EMPTY",
|
||||
"Errata": "HSD135",
|
||||
"PublicDescription": "Counts cycles the IDQ is empty.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from MITE path",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MITE_UOPS",
|
||||
"PublicDescription": "Increment each cycle # of uops delivered to IDQ from MITE path. Set Cmask = 1 to count cycles.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.DSB_UOPS",
|
||||
"PublicDescription": "Increment each cycle. # of uops delivered to IDQ from DSB path. Set Cmask = 1 to count cycles.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Uops initiated by Decode Stream Buffer (DSB) that are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MS_DSB_UOPS",
|
||||
"PublicDescription": "Increment each cycle # of uops delivered to IDQ when MS_busy by DSB. Set Cmask = 1 to count cycles. Add Edge=1 to count # of delivery.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "Uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MS_MITE_UOPS",
|
||||
"PublicDescription": "Increment each cycle # of uops delivered to IDQ when MS_busy by MITE. Set Cmask = 1 to count cycles.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x30",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MS_UOPS",
|
||||
"PublicDescription": "This event counts uops delivered by the Front-end with the assistance of the microcode sequencer. Microcode assists are used for complex instructions or scenarios that can't be handled by the standard decoder. Using other instructions, if possible, will usually improve performance.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x30",
|
||||
"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MS_CYCLES",
|
||||
"CounterMask": "1",
|
||||
"PublicDescription": "This event counts cycles during which the microcode sequencer assisted the Front-end in delivering uops. Microcode assists are used for complex instructions or scenarios that can't be handled by the standard decoder. Using other instructions, if possible, will usually improve performance.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from MITE path.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MITE_CYCLES",
|
||||
"CounterMask": "1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) path.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.DSB_CYCLES",
|
||||
"CounterMask": "1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Cycles when uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MS_DSB_CYCLES",
|
||||
"CounterMask": "1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EdgeDetect": "1",
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Deliveries to Instruction Decode Queue (IDQ) initiated by Decode Stream Buffer (DSB) while Microcode Sequenser (MS) is busy.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MS_DSB_OCCUR",
|
||||
"CounterMask": "1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x18",
|
||||
"BriefDescription": "Cycles Decode Stream Buffer (DSB) is delivering 4 Uops",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.ALL_DSB_CYCLES_4_UOPS",
|
||||
"CounterMask": "4",
|
||||
"PublicDescription": "Counts cycles DSB is delivered four uops. Set Cmask = 4.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x18",
|
||||
"BriefDescription": "Cycles Decode Stream Buffer (DSB) is delivering any Uop",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.ALL_DSB_CYCLES_ANY_UOPS",
|
||||
"CounterMask": "1",
|
||||
"PublicDescription": "Counts cycles DSB is delivered at least one uops. Set Cmask = 1.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x24",
|
||||
"BriefDescription": "Cycles MITE is delivering 4 Uops",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.ALL_MITE_CYCLES_4_UOPS",
|
||||
"CounterMask": "4",
|
||||
"PublicDescription": "Counts cycles MITE is delivered four uops. Set Cmask = 4.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x24",
|
||||
"BriefDescription": "Cycles MITE is delivering any Uop",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.ALL_MITE_CYCLES_ANY_UOPS",
|
||||
"CounterMask": "1",
|
||||
"PublicDescription": "Counts cycles MITE is delivered at least one uop. Set Cmask = 1.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x3c",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from MITE path",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MITE_ALL_UOPS",
|
||||
"PublicDescription": "Number of uops delivered to IDQ from any path.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x80",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Number of Instruction Cache, Streaming Buffer and Victim Cache Reads. both cacheable and noncacheable, including UC fetches.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ICACHE.HIT",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x80",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Number of Instruction Cache, Streaming Buffer and Victim Cache Misses. Includes Uncacheable accesses.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ICACHE.MISSES",
|
||||
"PublicDescription": "This event counts Instruction Cache (ICACHE) misses.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x80",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction-cache miss.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ICACHE.IFETCH_STALL",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Uops not delivered to Resource Allocation Table (RAT) per thread when backend of the machine is not stalled",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CORE",
|
||||
"Errata": "HSD135",
|
||||
"PublicDescription": "This event count the number of undelivered (unallocated) uops from the Front-end to the Resource Allocation Table (RAT) while the Back-end of the processor is not stalled. The Front-end can allocate up to 4 uops per cycle so this event can increment 0-4 times per cycle depending on the number of unallocated uops. This event is counted on a per-core basis.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Cycles per thread when 4 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE",
|
||||
"CounterMask": "4",
|
||||
"Errata": "HSD135",
|
||||
"PublicDescription": "This event counts the number cycles during which the Front-end allocated exactly zero uops to the Resource Allocation Table (RAT) while the Back-end of the processor is not stalled. This event is counted on a per-core basis.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Cycles per thread when 3 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_1_UOP_DELIV.CORE",
|
||||
"CounterMask": "3",
|
||||
"Errata": "HSD135",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Cycles with less than 2 uops delivered by the front end.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_2_UOP_DELIV.CORE",
|
||||
"CounterMask": "2",
|
||||
"Errata": "HSD135",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Cycles with less than 3 uops delivered by the front end.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_3_UOP_DELIV.CORE",
|
||||
"CounterMask": "1",
|
||||
"Errata": "HSD135",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Invert": "1",
|
||||
"EventCode": "0x9C",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts cycles FE delivered 4 uops or Resource Allocation Table (RAT) was stalling FE.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK",
|
||||
"CounterMask": "1",
|
||||
"Errata": "HSD135",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xAB",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DSB2MITE_SWITCHES.PENALTY_CYCLES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EdgeDetect": "1",
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x30",
|
||||
"BriefDescription": "Number of switches from DSB (Decode Stream Buffer) or MITE (legacy decode pipeline) to the Microcode Sequencer.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MS_SWITCHES",
|
||||
"CounterMask": "1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x80",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction-cache miss.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ICACHE.IFDATA_STALL",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
}
|
||||
]
|
739
tools/perf/pmu-events/arch/x86/haswellx/memory.json
Normal file
739
tools/perf/pmu-events/arch/x86/haswellx/memory.json
Normal file
|
@ -0,0 +1,739 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0x05",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Speculative cache line split load uops dispatched to L1 cache",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MISALIGN_MEM_REF.LOADS",
|
||||
"PublicDescription": "Speculative cache-line split load uops dispatched to L1D.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x05",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Speculative cache line split STA uops dispatched to L1 cache",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MISALIGN_MEM_REF.STORES",
|
||||
"PublicDescription": "Speculative cache-line split store-address uops dispatched to L1D.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Number of times a transactional abort was signaled due to a data conflict on a transactionally accessed address.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_MEM.ABORT_CONFLICT",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Number of times a transactional abort was signaled due to a data capacity limitation for transactional writes.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_MEM.ABORT_CAPACITY_WRITE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Number of times a HLE transactional region aborted due to a non XRELEASE prefixed instruction writing to an elided lock in the elision buffer.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_MEM.ABORT_HLE_STORE_TO_ELIDED_LOCK",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Number of times an HLE transactional execution aborted due to NoAllocatedElisionBuffer being non-zero.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_NOT_EMPTY",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Number of times an HLE transactional execution aborted due to XRELEASE lock not satisfying the address and value requirements in the elision buffer.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_MISMATCH",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "Number of times an HLE transactional execution aborted due to an unsupported read alignment from the elision buffer.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"UMask": "0x40",
|
||||
"BriefDescription": "Number of times HLE lock could not be elided due to ElisionBufferAvailable being zero.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_MEM.HLE_ELISION_BUFFER_FULL",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5d",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts the number of times a class of instructions that may cause a transactional abort was executed. Since this is the count of execution, it may not always cause a transactional abort.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_EXEC.MISC1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5d",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Counts the number of times a class of instructions (e.g., vzeroupper) that may cause a transactional abort was executed inside a transactional region.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_EXEC.MISC2",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5d",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Counts the number of times an instruction execution caused the transactional nest count supported to be exceeded.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_EXEC.MISC3",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5d",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Counts the number of times a XBEGIN instruction was executed inside an HLE transactional region.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_EXEC.MISC4",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5d",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Counts the number of times an HLE XACQUIRE instruction was executed inside an RTM transactional region.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_EXEC.MISC5",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC3",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Counts the number of machine clears due to memory order conflicts.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MACHINE_CLEARS.MEMORY_ORDERING",
|
||||
"PublicDescription": "This event counts the number of memory ordering machine clears detected. Memory ordering machine clears can result from memory address aliasing or snoops from another hardware thread or core to data inflight in the pipeline. Machine clears can have a significant performance impact if they are happening frequently.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC8",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Number of times an HLE execution started.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "HLE_RETIRED.START",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Number of times an HLE execution successfully committed.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "HLE_RETIRED.COMMIT",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to any reasons (multiple categories may count as one).",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "HLE_RETIRED.ABORTED",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to various memory events (e.g., read/write capacity and conflicts).",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "HLE_RETIRED.ABORTED_MISC1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to uncommon conditions.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "HLE_RETIRED.ABORTED_MISC2",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to HLE-unfriendly instructions.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "HLE_RETIRED.ABORTED_MISC3",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"UMask": "0x40",
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to incompatible memory type.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "HLE_RETIRED.ABORTED_MISC4",
|
||||
"Errata": "HSD65",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"UMask": "0x80",
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to none of the previous 4 categories (e.g. interrupts)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "HLE_RETIRED.ABORTED_MISC5",
|
||||
"PublicDescription": "Number of times an HLE execution aborted due to none of the previous 4 categories (e.g. interrupts).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC9",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Number of times an RTM execution started.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "RTM_RETIRED.START",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc9",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Number of times an RTM execution successfully committed.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "RTM_RETIRED.COMMIT",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc9",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to any reasons (multiple categories may count as one).",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "RTM_RETIRED.ABORTED",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc9",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "RTM_RETIRED.ABORTED_MISC1",
|
||||
"PublicDescription": "Number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc9",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to various memory events (e.g., read/write capacity and conflicts).",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "RTM_RETIRED.ABORTED_MISC2",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc9",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to HLE-unfriendly instructions.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "RTM_RETIRED.ABORTED_MISC3",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc9",
|
||||
"UMask": "0x40",
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to incompatible memory type.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "RTM_RETIRED.ABORTED_MISC4",
|
||||
"Errata": "HSD65",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc9",
|
||||
"UMask": "0x80",
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "RTM_RETIRED.ABORTED_MISC5",
|
||||
"PublicDescription": "Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Loads with latency value being above 4.",
|
||||
"PEBS": "2",
|
||||
"MSRValue": "0x4",
|
||||
"Counter": "3",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4",
|
||||
"MSRIndex": "0x3F6",
|
||||
"Errata": "HSD76, HSD25, HSM26",
|
||||
"TakenAlone": "1",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Loads with latency value being above 8.",
|
||||
"PEBS": "2",
|
||||
"MSRValue": "0x8",
|
||||
"Counter": "3",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8",
|
||||
"MSRIndex": "0x3F6",
|
||||
"Errata": "HSD76, HSD25, HSM26",
|
||||
"TakenAlone": "1",
|
||||
"SampleAfterValue": "50021",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Loads with latency value being above 16.",
|
||||
"PEBS": "2",
|
||||
"MSRValue": "0x10",
|
||||
"Counter": "3",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16",
|
||||
"MSRIndex": "0x3F6",
|
||||
"Errata": "HSD76, HSD25, HSM26",
|
||||
"TakenAlone": "1",
|
||||
"SampleAfterValue": "20011",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Loads with latency value being above 32.",
|
||||
"PEBS": "2",
|
||||
"MSRValue": "0x20",
|
||||
"Counter": "3",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32",
|
||||
"MSRIndex": "0x3F6",
|
||||
"Errata": "HSD76, HSD25, HSM26",
|
||||
"TakenAlone": "1",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Loads with latency value being above 64.",
|
||||
"PEBS": "2",
|
||||
"MSRValue": "0x40",
|
||||
"Counter": "3",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64",
|
||||
"MSRIndex": "0x3F6",
|
||||
"Errata": "HSD76, HSD25, HSM26",
|
||||
"TakenAlone": "1",
|
||||
"SampleAfterValue": "2003",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Loads with latency value being above 128.",
|
||||
"PEBS": "2",
|
||||
"MSRValue": "0x80",
|
||||
"Counter": "3",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128",
|
||||
"MSRIndex": "0x3F6",
|
||||
"Errata": "HSD76, HSD25, HSM26",
|
||||
"TakenAlone": "1",
|
||||
"SampleAfterValue": "1009",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Loads with latency value being above 256.",
|
||||
"PEBS": "2",
|
||||
"MSRValue": "0x100",
|
||||
"Counter": "3",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256",
|
||||
"MSRIndex": "0x3F6",
|
||||
"Errata": "HSD76, HSD25, HSM26",
|
||||
"TakenAlone": "1",
|
||||
"SampleAfterValue": "503",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Loads with latency value being above 512.",
|
||||
"PEBS": "2",
|
||||
"MSRValue": "0x200",
|
||||
"Counter": "3",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512",
|
||||
"MSRIndex": "0x3F6",
|
||||
"Errata": "HSD76, HSD25, HSM26",
|
||||
"TakenAlone": "1",
|
||||
"SampleAfterValue": "101",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts demand data reads that miss in the L3",
|
||||
"MSRValue": "0x3fbfc00001",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts demand data reads that miss the L3 and the data is returned from local dram",
|
||||
"MSRValue": "0x0600400001",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand data writes (RFOs) that miss in the L3",
|
||||
"MSRValue": "0x3fbfc00002",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand data writes (RFOs) that miss the L3 and the data is returned from local dram",
|
||||
"MSRValue": "0x0600400002",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.LLC_MISS.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand data writes (RFOs) that miss the L3 and the modified data is transferred from remote cache",
|
||||
"MSRValue": "0x103fc00002",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.LLC_MISS.REMOTE_HITM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand code reads that miss in the L3",
|
||||
"MSRValue": "0x3fbfc00004",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand code reads that miss the L3 and the data is returned from local dram",
|
||||
"MSRValue": "0x0600400004",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_MISS.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss in the L3",
|
||||
"MSRValue": "0x3fbfc00010",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that miss in the L3",
|
||||
"MSRValue": "0x3fbfc00020",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_L2_RFO.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all prefetch (that bring data to LLC only) code reads that miss in the L3",
|
||||
"MSRValue": "0x3fbfc00040",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_L2_CODE_RD.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that miss in the L3",
|
||||
"MSRValue": "0x3fbfc00080",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_LLC_DATA_RD.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that miss in the L3",
|
||||
"MSRValue": "0x3fbfc00100",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_LLC_RFO.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts prefetch (that bring data to LLC only) code reads that miss in the L3",
|
||||
"MSRValue": "0x3fbfc00200",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_LLC_CODE_RD.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand & prefetch data reads that miss in the L3",
|
||||
"MSRValue": "0x3fbfc00091",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand & prefetch data reads that miss the L3 and the data is returned from local dram",
|
||||
"MSRValue": "0x0600400091",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.LLC_MISS.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand & prefetch data reads that miss the L3 and the data is returned from remote dram",
|
||||
"MSRValue": "0x063f800091",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.LLC_MISS.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand & prefetch data reads that miss the L3 and the modified data is transferred from remote cache",
|
||||
"MSRValue": "0x103fc00091",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.LLC_MISS.REMOTE_HITM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand & prefetch data reads that miss the L3 and clean or shared data is transferred from remote cache",
|
||||
"MSRValue": "0x083fc00091",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.LLC_MISS.REMOTE_HIT_FORWARD",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand & prefetch RFOs that miss in the L3",
|
||||
"MSRValue": "0x3fbfc00122",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_RFO.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand & prefetch RFOs that miss the L3 and the data is returned from local dram",
|
||||
"MSRValue": "0x0600400122",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_RFO.LLC_MISS.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand & prefetch code reads that miss in the L3",
|
||||
"MSRValue": "0x3fbfc00244",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_CODE_RD.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand & prefetch code reads that miss the L3 and the data is returned from local dram",
|
||||
"MSRValue": "0x0600400244",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_CODE_RD.LLC_MISS.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all data/code/rfo reads (demand & prefetch) that miss in the L3",
|
||||
"MSRValue": "0x3fbfc007f7",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_READS.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all data/code/rfo reads (demand & prefetch) that miss the L3 and the data is returned from local dram",
|
||||
"MSRValue": "0x06004007f7",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_READS.LLC_MISS.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all data/code/rfo reads (demand & prefetch) that miss the L3 and the data is returned from remote dram",
|
||||
"MSRValue": "0x063f8007f7",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_READS.LLC_MISS.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all data/code/rfo reads (demand & prefetch) that miss the L3 and the modified data is transferred from remote cache",
|
||||
"MSRValue": "0x103fc007f7",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_READS.LLC_MISS.REMOTE_HITM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all data/code/rfo reads (demand & prefetch) that miss the L3 and clean or shared data is transferred from remote cache",
|
||||
"MSRValue": "0x083fc007f7",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_READS.LLC_MISS.REMOTE_HIT_FORWARD",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all requests that miss in the L3",
|
||||
"MSRValue": "0x3fbfc08fff",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_REQUESTS.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
}
|
||||
]
|
43
tools/perf/pmu-events/arch/x86/haswellx/other.json
Normal file
43
tools/perf/pmu-events/arch/x86/haswellx/other.json
Normal file
|
@ -0,0 +1,43 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0x5C",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Unhalted core cycles when the thread is in ring 0",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "CPL_CYCLES.RING0",
|
||||
"PublicDescription": "Unhalted core cycles when the thread is in ring 0.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5C",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Unhalted core cycles when thread is in rings 1, 2, or 3",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "CPL_CYCLES.RING123",
|
||||
"PublicDescription": "Unhalted core cycles when the thread is not in ring 0.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EdgeDetect": "1",
|
||||
"EventCode": "0x5C",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Number of intervals between processor halts while thread is in ring 0.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "CPL_CYCLES.RING0_TRANS",
|
||||
"CounterMask": "1",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x63",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Cycles when L1 and L2 are locked due to UC or split lock",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "LOCK_CYCLES.SPLIT_LOCK_UC_LOCK_DURATION",
|
||||
"PublicDescription": "Cycles in which the L1D and L2 are locked, due to a UC lock or split lock.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
}
|
||||
]
|
1329
tools/perf/pmu-events/arch/x86/haswellx/pipeline.json
Normal file
1329
tools/perf/pmu-events/arch/x86/haswellx/pipeline.json
Normal file
File diff suppressed because it is too large
Load diff
484
tools/perf/pmu-events/arch/x86/haswellx/virtual-memory.json
Normal file
484
tools/perf/pmu-events/arch/x86/haswellx/virtual-memory.json
Normal file
|
@ -0,0 +1,484 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Load misses in all DTLB levels that cause page walks",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.MISS_CAUSES_A_WALK",
|
||||
"PublicDescription": "Misses in all TLB levels that cause a page walk of any page size.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes (4K).",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_4K",
|
||||
"PublicDescription": "Completed page walks due to demand load misses that caused 4K page walks in any TLB levels.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes (2M/4M).",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M",
|
||||
"PublicDescription": "Completed page walks due to demand load misses that caused 2M/4M page walks in any TLB levels.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Load miss in all TLB levels causes a page walk that completes. (1G)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_1G",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Cycles when PMH is busy with page walks",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_DURATION",
|
||||
"PublicDescription": "This event counts cycles when the page miss handler (PMH) is servicing page walks caused by DTLB load misses.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "Load misses that miss the DTLB and hit the STLB (4K)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.STLB_HIT_4K",
|
||||
"PublicDescription": "This event counts load operations from a 4K page that miss the first DTLB level but hit the second and do not cause page walks.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0x40",
|
||||
"BriefDescription": "Load misses that miss the DTLB and hit the STLB (2M)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.STLB_HIT_2M",
|
||||
"PublicDescription": "This event counts load operations from a 2M page that miss the first DTLB level but hit the second and do not cause page walks.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0x80",
|
||||
"BriefDescription": "DTLB demand load misses with low part of linear-to-physical address translation missed",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.PDE_CACHE_MISS",
|
||||
"PublicDescription": "DTLB demand load misses with low part of linear-to-physical address translation missed.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Store misses in all DTLB levels that cause page walks",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.MISS_CAUSES_A_WALK",
|
||||
"PublicDescription": "Miss in all TLB levels causes a page walk of any page size (4K/2M/4M/1G).",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Store miss in all TLB levels causes a page walk that completes. (4K)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_4K",
|
||||
"PublicDescription": "Completed page walks due to store misses in one or more TLB levels of 4K page structure.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Store misses in all DTLB levels that cause completed page walks (2M/4M)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M",
|
||||
"PublicDescription": "Completed page walks due to store misses in one or more TLB levels of 2M/4M page structure.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Store misses in all DTLB levels that cause completed page walks. (1G)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_1G",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Cycles when PMH is busy with page walks",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_DURATION",
|
||||
"PublicDescription": "This event counts cycles when the page miss handler (PMH) is servicing page walks caused by DTLB store misses.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "Store misses that miss the DTLB and hit the STLB (4K)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.STLB_HIT_4K",
|
||||
"PublicDescription": "This event counts store operations from a 4K page that miss the first DTLB level but hit the second and do not cause page walks.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0x40",
|
||||
"BriefDescription": "Store misses that miss the DTLB and hit the STLB (2M)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.STLB_HIT_2M",
|
||||
"PublicDescription": "This event counts store operations from a 2M page that miss the first DTLB level but hit the second and do not cause page walks.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0x80",
|
||||
"BriefDescription": "DTLB store misses with low part of linear-to-physical address translation missed",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.PDE_CACHE_MISS",
|
||||
"PublicDescription": "DTLB store misses with low part of linear-to-physical address translation missed.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x4f",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Cycle count for an Extended Page table walk.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "EPT.WALK_CYCLES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Misses at all ITLB levels that cause page walks",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.MISS_CAUSES_A_WALK",
|
||||
"PublicDescription": "Misses in ITLB that causes a page walk of any page size.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (4K)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED_4K",
|
||||
"PublicDescription": "Completed page walks due to misses in ITLB 4K page entries.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (2M/4M)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED_2M_4M",
|
||||
"PublicDescription": "Completed page walks due to misses in ITLB 2M/4M page entries.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Store miss in all TLB levels causes a page walk that completes. (1G)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED_1G",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Cycles when PMH is busy with page walks",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.WALK_DURATION",
|
||||
"PublicDescription": "This event counts cycles when the page miss handler (PMH) is servicing page walks caused by ITLB misses.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "Core misses that miss the DTLB and hit the STLB (4K)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.STLB_HIT_4K",
|
||||
"PublicDescription": "ITLB misses that hit STLB (4K).",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0x40",
|
||||
"BriefDescription": "Code misses that miss the DTLB and hit the STLB (2M)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.STLB_HIT_2M",
|
||||
"PublicDescription": "ITLB misses that hit STLB (2M).",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xae",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Flushing of the Instruction TLB (ITLB) pages, includes 4k/2M/4M pages.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB.ITLB_FLUSH",
|
||||
"PublicDescription": "Counts the number of ITLB flushes, includes 4k/2M/4M pages.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x11",
|
||||
"BriefDescription": "Number of DTLB page walker hits in the L1+FB",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.DTLB_L1",
|
||||
"PublicDescription": "Number of DTLB page walker loads that hit in the L1+FB.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x21",
|
||||
"BriefDescription": "Number of ITLB page walker hits in the L1+FB",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.ITLB_L1",
|
||||
"PublicDescription": "Number of ITLB page walker loads that hit in the L1+FB.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x41",
|
||||
"BriefDescription": "Counts the number of Extended Page Table walks from the DTLB that hit in the L1 and FB.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.EPT_DTLB_L1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x81",
|
||||
"BriefDescription": "Counts the number of Extended Page Table walks from the ITLB that hit in the L1 and FB.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.EPT_ITLB_L1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x12",
|
||||
"BriefDescription": "Number of DTLB page walker hits in the L2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.DTLB_L2",
|
||||
"PublicDescription": "Number of DTLB page walker loads that hit in the L2.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x22",
|
||||
"BriefDescription": "Number of ITLB page walker hits in the L2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.ITLB_L2",
|
||||
"PublicDescription": "Number of ITLB page walker loads that hit in the L2.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x42",
|
||||
"BriefDescription": "Counts the number of Extended Page Table walks from the DTLB that hit in the L2.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.EPT_DTLB_L2",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x82",
|
||||
"BriefDescription": "Counts the number of Extended Page Table walks from the ITLB that hit in the L2.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.EPT_ITLB_L2",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x14",
|
||||
"BriefDescription": "Number of DTLB page walker hits in the L3 + XSNP",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.DTLB_L3",
|
||||
"Errata": "HSD25",
|
||||
"PublicDescription": "Number of DTLB page walker loads that hit in the L3.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x24",
|
||||
"BriefDescription": "Number of ITLB page walker hits in the L3 + XSNP",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.ITLB_L3",
|
||||
"Errata": "HSD25",
|
||||
"PublicDescription": "Number of ITLB page walker loads that hit in the L3.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x44",
|
||||
"BriefDescription": "Counts the number of Extended Page Table walks from the DTLB that hit in the L3.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.EPT_DTLB_L3",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x84",
|
||||
"BriefDescription": "Counts the number of Extended Page Table walks from the ITLB that hit in the L2.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.EPT_ITLB_L3",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x18",
|
||||
"BriefDescription": "Number of DTLB page walker hits in Memory",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.DTLB_MEMORY",
|
||||
"Errata": "HSD25",
|
||||
"PublicDescription": "Number of DTLB page walker loads from memory.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x28",
|
||||
"BriefDescription": "Number of ITLB page walker hits in Memory",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.ITLB_MEMORY",
|
||||
"Errata": "HSD25",
|
||||
"PublicDescription": "Number of ITLB page walker loads from memory.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x48",
|
||||
"BriefDescription": "Counts the number of Extended Page Table walks from the DTLB that hit in memory.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.EPT_DTLB_MEMORY",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x88",
|
||||
"BriefDescription": "Counts the number of Extended Page Table walks from the ITLB that hit in memory.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.EPT_ITLB_MEMORY",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "DTLB flush attempts of the thread-specific entries",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TLB_FLUSH.DTLB_THREAD",
|
||||
"PublicDescription": "DTLB flush attempts of the thread-specific entries.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBD",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "STLB flush attempts",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TLB_FLUSH.STLB_ANY",
|
||||
"PublicDescription": "Count number of STLB flush attempts.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0xe",
|
||||
"BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes of any page size.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED",
|
||||
"PublicDescription": "Completed page walks in any TLB of any page size due to demand load misses.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0x60",
|
||||
"BriefDescription": "Load operations that miss the first DTLB level but hit the second and do not cause page walks",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.STLB_HIT",
|
||||
"PublicDescription": "Number of cache load STLB hits. No page walk.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0xe",
|
||||
"BriefDescription": "Store misses in all DTLB levels that cause completed page walks",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED",
|
||||
"PublicDescription": "Completed page walks due to store miss in any TLB levels of any page size (4K/2M/4M/1G).",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0x60",
|
||||
"BriefDescription": "Store operations that miss the first TLB level but hit the second and do not cause page walks",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.STLB_HIT",
|
||||
"PublicDescription": "Store operations that miss the first TLB level but hit the second and do not cause page walks.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0xe",
|
||||
"BriefDescription": "Misses in all ITLB levels that cause completed page walks",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED",
|
||||
"PublicDescription": "Completed page walks in ITLB of any page size.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0x60",
|
||||
"BriefDescription": "Operations that miss the first ITLB level but hit the second and do not cause any page walks",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.STLB_HIT",
|
||||
"PublicDescription": "ITLB misses that hit STLB. No page walk.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
}
|
||||
]
|
|
@ -12,3 +12,4 @@ GenuineIntel-6-5C,v8,goldmont,core
|
|||
GenuineIntel-6-3C,v24,haswell,core
|
||||
GenuineIntel-6-45,v24,haswell,core
|
||||
GenuineIntel-6-46,v24,haswell,core
|
||||
GenuineIntel-6-3F,v17,haswellx,core
|
||||
|
|
|
Loading…
Reference in a new issue