staging: fbtft: fb_st7789v: Initialize the Display
Set Gamma Values and Register Values for the HSD20_IPS Panel Signed-off-by: Oliver Graute <oliver.graute@kococonnector.com> Link: https://lore.kernel.org/r/1589380299-21871-1-git-send-email-oliver.graute@gmail.com Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
This commit is contained in:
parent
ec269f1250
commit
f03c9b7884
|
@ -20,6 +20,12 @@
|
||||||
"70 2C 2E 15 10 09 48 33 53 0B 19 18 20 25\n" \
|
"70 2C 2E 15 10 09 48 33 53 0B 19 18 20 25\n" \
|
||||||
"70 2C 2E 15 10 09 48 33 53 0B 19 18 20 25"
|
"70 2C 2E 15 10 09 48 33 53 0B 19 18 20 25"
|
||||||
|
|
||||||
|
#define HSD20_IPS_GAMMA \
|
||||||
|
"D0 05 0A 09 08 05 2E 44 45 0F 17 16 2B 33\n" \
|
||||||
|
"D0 05 0A 09 08 05 2E 43 45 0F 16 16 2B 33"
|
||||||
|
|
||||||
|
#define HSD20_IPS "true"
|
||||||
|
|
||||||
/**
|
/**
|
||||||
* enum st7789v_command - ST7789V display controller commands
|
* enum st7789v_command - ST7789V display controller commands
|
||||||
*
|
*
|
||||||
|
@ -82,14 +88,20 @@ static int init_display(struct fbtft_par *par)
|
||||||
|
|
||||||
/* set pixel format to RGB-565 */
|
/* set pixel format to RGB-565 */
|
||||||
write_reg(par, MIPI_DCS_SET_PIXEL_FORMAT, MIPI_DCS_PIXEL_FMT_16BIT);
|
write_reg(par, MIPI_DCS_SET_PIXEL_FORMAT, MIPI_DCS_PIXEL_FMT_16BIT);
|
||||||
|
if (HSD20_IPS)
|
||||||
|
write_reg(par, PORCTRL, 0x05, 0x05, 0x00, 0x33, 0x33);
|
||||||
|
|
||||||
write_reg(par, PORCTRL, 0x08, 0x08, 0x00, 0x22, 0x22);
|
else
|
||||||
|
write_reg(par, PORCTRL, 0x08, 0x08, 0x00, 0x22, 0x22);
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* VGH = 13.26V
|
* VGH = 13.26V
|
||||||
* VGL = -10.43V
|
* VGL = -10.43V
|
||||||
*/
|
*/
|
||||||
write_reg(par, GCTRL, 0x35);
|
if (HSD20_IPS)
|
||||||
|
write_reg(par, GCTRL, 0x75);
|
||||||
|
else
|
||||||
|
write_reg(par, GCTRL, 0x35);
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* VDV and VRH register values come from command write
|
* VDV and VRH register values come from command write
|
||||||
|
@ -101,13 +113,19 @@ static int init_display(struct fbtft_par *par)
|
||||||
* VAP = 4.1V + (VCOM + VCOM offset + 0.5 * VDV)
|
* VAP = 4.1V + (VCOM + VCOM offset + 0.5 * VDV)
|
||||||
* VAN = -4.1V + (VCOM + VCOM offset + 0.5 * VDV)
|
* VAN = -4.1V + (VCOM + VCOM offset + 0.5 * VDV)
|
||||||
*/
|
*/
|
||||||
write_reg(par, VRHS, 0x0B);
|
if (HSD20_IPS)
|
||||||
|
write_reg(par, VRHS, 0x13);
|
||||||
|
else
|
||||||
|
write_reg(par, VRHS, 0x0B);
|
||||||
|
|
||||||
/* VDV = 0V */
|
/* VDV = 0V */
|
||||||
write_reg(par, VDVS, 0x20);
|
write_reg(par, VDVS, 0x20);
|
||||||
|
|
||||||
/* VCOM = 0.9V */
|
/* VCOM = 0.9V */
|
||||||
write_reg(par, VCOMS, 0x20);
|
if (HSD20_IPS)
|
||||||
|
write_reg(par, VCOMS, 0x22);
|
||||||
|
else
|
||||||
|
write_reg(par, VCOMS, 0x20);
|
||||||
|
|
||||||
/* VCOM offset = 0V */
|
/* VCOM offset = 0V */
|
||||||
write_reg(par, VCMOFSET, 0x20);
|
write_reg(par, VCMOFSET, 0x20);
|
||||||
|
@ -120,6 +138,10 @@ static int init_display(struct fbtft_par *par)
|
||||||
write_reg(par, PWCTRL1, 0xA4, 0xA1);
|
write_reg(par, PWCTRL1, 0xA4, 0xA1);
|
||||||
|
|
||||||
write_reg(par, MIPI_DCS_SET_DISPLAY_ON);
|
write_reg(par, MIPI_DCS_SET_DISPLAY_ON);
|
||||||
|
|
||||||
|
if (HSD20_IPS)
|
||||||
|
write_reg(par, MIPI_DCS_ENTER_INVERT_MODE);
|
||||||
|
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
|
|
||||||
|
@ -234,7 +256,7 @@ static struct fbtft_display display = {
|
||||||
.height = 320,
|
.height = 320,
|
||||||
.gamma_num = 2,
|
.gamma_num = 2,
|
||||||
.gamma_len = 14,
|
.gamma_len = 14,
|
||||||
.gamma = DEFAULT_GAMMA,
|
.gamma = HSD20_IPS_GAMMA,
|
||||||
.fbtftops = {
|
.fbtftops = {
|
||||||
.init_display = init_display,
|
.init_display = init_display,
|
||||||
.set_var = set_var,
|
.set_var = set_var,
|
||||||
|
|
Loading…
Reference in a new issue