arm: dts: mt2701: Add subsystem clock controller device nodes
Add MT2701 subsystem clock controllers, inlcude mmsys, imgsys, vdecsys, hifsys, ethsys and bdpsys. Signed-off-by: James Liao <jamesjj.liao@mediatek.com> Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>hifive-unleashed-5.1
parent
42e4d6d5d4
commit
f235c7e7a7
|
@ -214,4 +214,40 @@
|
||||||
clock-names = "baud", "bus";
|
clock-names = "baud", "bus";
|
||||||
status = "disabled";
|
status = "disabled";
|
||||||
};
|
};
|
||||||
|
|
||||||
|
mmsys: syscon@14000000 {
|
||||||
|
compatible = "mediatek,mt2701-mmsys", "syscon";
|
||||||
|
reg = <0 0x14000000 0 0x1000>;
|
||||||
|
#clock-cells = <1>;
|
||||||
|
};
|
||||||
|
|
||||||
|
imgsys: syscon@15000000 {
|
||||||
|
compatible = "mediatek,mt2701-imgsys", "syscon";
|
||||||
|
reg = <0 0x15000000 0 0x1000>;
|
||||||
|
#clock-cells = <1>;
|
||||||
|
};
|
||||||
|
|
||||||
|
vdecsys: syscon@16000000 {
|
||||||
|
compatible = "mediatek,mt2701-vdecsys", "syscon";
|
||||||
|
reg = <0 0x16000000 0 0x1000>;
|
||||||
|
#clock-cells = <1>;
|
||||||
|
};
|
||||||
|
|
||||||
|
hifsys: syscon@1a000000 {
|
||||||
|
compatible = "mediatek,mt2701-hifsys", "syscon";
|
||||||
|
reg = <0 0x1a000000 0 0x1000>;
|
||||||
|
#clock-cells = <1>;
|
||||||
|
};
|
||||||
|
|
||||||
|
ethsys: syscon@1b000000 {
|
||||||
|
compatible = "mediatek,mt2701-ethsys", "syscon";
|
||||||
|
reg = <0 0x1b000000 0 0x1000>;
|
||||||
|
#clock-cells = <1>;
|
||||||
|
};
|
||||||
|
|
||||||
|
bdpsys: syscon@1c000000 {
|
||||||
|
compatible = "mediatek,mt2701-bdpsys", "syscon";
|
||||||
|
reg = <0 0x1c000000 0 0x1000>;
|
||||||
|
#clock-cells = <1>;
|
||||||
|
};
|
||||||
};
|
};
|
||||||
|
|
Loading…
Reference in New Issue