drm/radeon: Do an MMIO read on interrupts when not uisng MSIs
When not using MSIs, there is no guarantee that DMA from the device has been fully flushed to point where it's visible to the CPU when taking an interrupt. To get this guarantee, we need to perform an MMIO read from the device, which will flush all outstanding DMAs from bridges between the device and the system. Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org> Signed-off-by: Dave Airlie <airlied@redhat.com>
This commit is contained in:
parent
df07d6999e
commit
f6a5693976
|
@ -3302,6 +3302,10 @@ int r600_irq_process(struct radeon_device *rdev)
|
|||
if (!rdev->ih.enabled || rdev->shutdown)
|
||||
return IRQ_NONE;
|
||||
|
||||
/* No MSIs, need a dummy read to flush PCI DMAs */
|
||||
if (!rdev->msi_enabled)
|
||||
RREG32(IH_RB_WPTR);
|
||||
|
||||
wptr = r600_get_ih_wptr(rdev);
|
||||
rptr = rdev->ih.rptr;
|
||||
DRM_DEBUG("r600_irq_process start: rptr %d, wptr %d\n", rptr, wptr);
|
||||
|
|
Loading…
Reference in a new issue