1
0
Fork 0
alistair23-linux/arch/csky/mm
Guo Ren 57615a8561 csky: Fixup get wrong psr value from phyical reg
[ Upstream commit 9c0e343d76 ]

We should get psr value from regs->psr in stack, not directly get
it from phyiscal register then save the vector number in
tsk->trap_no.

Signed-off-by: Guo Ren <guoren@linux.alibaba.com>
Signed-off-by: Sasha Levin <sashal@kernel.org>
2020-04-23 10:36:38 +02:00
..
Makefile csky: Fixup ftrace modify panic 2020-03-12 13:00:16 +01:00
asid.c csky: Add new asid lib code from arm 2019-07-19 14:21:36 +08:00
cachev1.c csky: Optimize arch_sync_dma_for_cpu/device with dma_inv_range 2019-08-06 15:15:34 +08:00
cachev2.c csky: Optimize arch_sync_dma_for_cpu/device with dma_inv_range 2019-08-06 15:15:34 +08:00
context.c csky: Use generic asid algorithm to implement switch_mm 2019-07-19 14:21:36 +08:00
dma-mapping.c csky-for-linus-5.4-rc1: arch/csky patches for 5.4-rc1 2019-09-30 10:16:17 -07:00
fault.c csky: Fixup get wrong psr value from phyical reg 2020-04-23 10:36:38 +02:00
highmem.c treewide: add checks for the return value of memblock_alloc*() 2019-03-12 10:04:02 -07:00
init.c csky/mm: Fixup export invalid_pte_table symbol 2020-03-12 13:00:16 +01:00
ioremap.c csky: Fixup ioremap function losing 2019-08-15 19:21:28 +08:00
syscache.c csky: Cache and TLB routines 2018-10-25 23:36:19 +08:00
tlb.c csky: Improve tlb operation with help of asid 2019-07-19 14:21:36 +08:00