Alexander Graf 021ec9c69f KVM: PPC: Call SLB patching code in interrupt safe manner ... Currently we're racy when doing the transition from IR=1 to IR=0, from the module memory entry code to the real mode SLB switching code. To work around that I took a look at the RTAS entry code which is faced with a similar problem and did the same thing: A small helper in linear mapped memory that does mtmsr with IR=0 and then RFIs info the actual handler. Thanks to that trick we can safely take page faults in the entry code and only need to be really wary of what to do as of the SLB switching part. Signed-off-by: Alexander Graf <agraf@suse.de> Signed-off-by: Avi Kivity <avi@redhat.com>		2010-03-01 12:35:49 -03:00
..
asm	KVM: PPC: Call SLB patching code in interrupt safe manner	2010-03-01 12:35:49 -03:00