![Wang Dongsheng](/assets/img/avatar_default.png)
P1020, P1021, P1022, P1023 when the lbc get error, the error interrupt will be triggered. The corresponding interrupt is internal IRQ0. So system have to process the lbc IRQ0 interrupt. The corresponding lbc general interrupt is internal IRQ3. Signed-off-by: Wang Dongsheng <dongsheng.wang@freescale.com> [scottwood@freescale.com: bracketed individual list elements] Signed-off-by: Scott Wood <scottwood@freescale.com>
248 lines
6.2 KiB
Plaintext
248 lines
6.2 KiB
Plaintext
/*
|
|
* P1022/P1013 Silicon/SoC Device Tree Source (post include)
|
|
*
|
|
* Copyright 2011 Freescale Semiconductor Inc.
|
|
*
|
|
* Redistribution and use in source and binary forms, with or without
|
|
* modification, are permitted provided that the following conditions are met:
|
|
* * Redistributions of source code must retain the above copyright
|
|
* notice, this list of conditions and the following disclaimer.
|
|
* * Redistributions in binary form must reproduce the above copyright
|
|
* notice, this list of conditions and the following disclaimer in the
|
|
* documentation and/or other materials provided with the distribution.
|
|
* * Neither the name of Freescale Semiconductor nor the
|
|
* names of its contributors may be used to endorse or promote products
|
|
* derived from this software without specific prior written permission.
|
|
*
|
|
*
|
|
* ALTERNATIVELY, this software may be distributed under the terms of the
|
|
* GNU General Public License ("GPL") as published by the Free Software
|
|
* Foundation, either version 2 of that License or (at your option) any
|
|
* later version.
|
|
*
|
|
* THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor ``AS IS'' AND ANY
|
|
* EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
|
|
* WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
|
|
* DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
|
|
* DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
|
|
* (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
|
|
* LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
|
|
* ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
|
|
* SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
*/
|
|
|
|
&lbc {
|
|
#address-cells = <2>;
|
|
#size-cells = <1>;
|
|
/*
|
|
* The localbus on the P1022 is not a simple-bus because of the eLBC
|
|
* pin muxing when the DIU is enabled.
|
|
*/
|
|
compatible = "fsl,p1022-elbc", "fsl,elbc";
|
|
interrupts = <19 2 0 0>,
|
|
<16 2 0 0>;
|
|
};
|
|
|
|
/* controller at 0x9000 */
|
|
&pci0 {
|
|
compatible = "fsl,mpc8548-pcie";
|
|
device_type = "pci";
|
|
#size-cells = <2>;
|
|
#address-cells = <3>;
|
|
bus-range = <0 255>;
|
|
clock-frequency = <33333333>;
|
|
interrupts = <16 2 0 0>;
|
|
|
|
pcie@0 {
|
|
reg = <0 0 0 0 0>;
|
|
#interrupt-cells = <1>;
|
|
#size-cells = <2>;
|
|
#address-cells = <3>;
|
|
device_type = "pci";
|
|
interrupts = <16 2 0 0>;
|
|
interrupt-map-mask = <0xf800 0 0 7>;
|
|
interrupt-map = <
|
|
/* IDSEL 0x0 */
|
|
0000 0x0 0x0 0x1 &mpic 0x4 0x1 0x0 0x0
|
|
0000 0x0 0x0 0x2 &mpic 0x5 0x1 0x0 0x0
|
|
0000 0x0 0x0 0x3 &mpic 0x6 0x1 0x0 0x0
|
|
0000 0x0 0x0 0x4 &mpic 0x7 0x1 0x0 0x0
|
|
>;
|
|
};
|
|
};
|
|
|
|
/* controller at 0xa000 */
|
|
&pci1 {
|
|
compatible = "fsl,mpc8548-pcie";
|
|
device_type = "pci";
|
|
#size-cells = <2>;
|
|
#address-cells = <3>;
|
|
bus-range = <0 255>;
|
|
clock-frequency = <33333333>;
|
|
interrupts = <16 2 0 0>;
|
|
|
|
pcie@0 {
|
|
reg = <0 0 0 0 0>;
|
|
#interrupt-cells = <1>;
|
|
#size-cells = <2>;
|
|
#address-cells = <3>;
|
|
device_type = "pci";
|
|
interrupts = <16 2 0 0>;
|
|
interrupt-map-mask = <0xf800 0 0 7>;
|
|
|
|
interrupt-map = <
|
|
/* IDSEL 0x0 */
|
|
0000 0x0 0x0 0x1 &mpic 0x0 0x1 0x0 0x0
|
|
0000 0x0 0x0 0x2 &mpic 0x1 0x1 0x0 0x0
|
|
0000 0x0 0x0 0x3 &mpic 0x2 0x1 0x0 0x0
|
|
0000 0x0 0x0 0x4 &mpic 0x3 0x1 0x0 0x0
|
|
>;
|
|
};
|
|
};
|
|
|
|
/* controller at 0xb000 */
|
|
&pci2 {
|
|
compatible = "fsl,mpc8548-pcie";
|
|
device_type = "pci";
|
|
#size-cells = <2>;
|
|
#address-cells = <3>;
|
|
bus-range = <0 255>;
|
|
clock-frequency = <33333333>;
|
|
interrupts = <16 2 0 0>;
|
|
|
|
pcie@0 {
|
|
reg = <0 0 0 0 0>;
|
|
#interrupt-cells = <1>;
|
|
#size-cells = <2>;
|
|
#address-cells = <3>;
|
|
device_type = "pci";
|
|
interrupts = <16 2 0 0>;
|
|
interrupt-map-mask = <0xf800 0 0 7>;
|
|
|
|
interrupt-map = <
|
|
/* IDSEL 0x0 */
|
|
0000 0x0 0x0 0x1 &mpic 0x8 0x1 0x0 0x0
|
|
0000 0x0 0x0 0x2 &mpic 0x9 0x1 0x0 0x0
|
|
0000 0x0 0x0 0x3 &mpic 0xa 0x1 0x0 0x0
|
|
0000 0x0 0x0 0x4 &mpic 0xb 0x1 0x0 0x0
|
|
>;
|
|
};
|
|
};
|
|
|
|
&soc {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
device_type = "soc";
|
|
compatible = "fsl,p1022-immr", "simple-bus";
|
|
bus-frequency = <0>; // Filled out by uboot.
|
|
|
|
ecm-law@0 {
|
|
compatible = "fsl,ecm-law";
|
|
reg = <0x0 0x1000>;
|
|
fsl,num-laws = <12>;
|
|
};
|
|
|
|
ecm@1000 {
|
|
compatible = "fsl,p1022-ecm", "fsl,ecm";
|
|
reg = <0x1000 0x1000>;
|
|
interrupts = <16 2 0 0>;
|
|
};
|
|
|
|
memory-controller@2000 {
|
|
compatible = "fsl,p1022-memory-controller";
|
|
reg = <0x2000 0x1000>;
|
|
interrupts = <16 2 0 0>;
|
|
};
|
|
|
|
/include/ "pq3-i2c-0.dtsi"
|
|
/include/ "pq3-i2c-1.dtsi"
|
|
/include/ "pq3-duart-0.dtsi"
|
|
/include/ "pq3-espi-0.dtsi"
|
|
spi@7000 {
|
|
fsl,espi-num-chipselects = <4>;
|
|
};
|
|
|
|
/include/ "pq3-dma-1.dtsi"
|
|
dma@c300 {
|
|
dma00: dma-channel@0 {
|
|
compatible = "fsl,ssi-dma-channel";
|
|
};
|
|
dma01: dma-channel@80 {
|
|
compatible = "fsl,ssi-dma-channel";
|
|
};
|
|
};
|
|
|
|
/include/ "pq3-gpio-0.dtsi"
|
|
|
|
display@10000 {
|
|
compatible = "fsl,diu", "fsl,p1022-diu";
|
|
reg = <0x10000 1000>;
|
|
interrupts = <64 2 0 0>;
|
|
};
|
|
|
|
ssi@15000 {
|
|
compatible = "fsl,mpc8610-ssi";
|
|
cell-index = <0>;
|
|
reg = <0x15000 0x100>;
|
|
interrupts = <75 2 0 0>;
|
|
fsl,playback-dma = <&dma00>;
|
|
fsl,capture-dma = <&dma01>;
|
|
fsl,fifo-depth = <15>;
|
|
};
|
|
|
|
/include/ "pq3-sata2-0.dtsi"
|
|
/include/ "pq3-sata2-1.dtsi"
|
|
|
|
L2: l2-cache-controller@20000 {
|
|
compatible = "fsl,p1022-l2-cache-controller";
|
|
reg = <0x20000 0x1000>;
|
|
cache-line-size = <32>; // 32 bytes
|
|
cache-size = <0x40000>; // L2,256K
|
|
interrupts = <16 2 0 0>;
|
|
};
|
|
|
|
/include/ "pq3-dma-0.dtsi"
|
|
/include/ "pq3-usb2-dr-0.dtsi"
|
|
usb@22000 {
|
|
compatible = "fsl-usb2-dr-v1.6", "fsl-usb2-dr";
|
|
};
|
|
/include/ "pq3-usb2-dr-1.dtsi"
|
|
usb@23000 {
|
|
compatible = "fsl-usb2-dr-v1.6", "fsl-usb2-dr";
|
|
};
|
|
|
|
/include/ "pq3-esdhc-0.dtsi"
|
|
sdhc@2e000 {
|
|
compatible = "fsl,p1022-esdhc", "fsl,esdhc";
|
|
sdhci,auto-cmd12;
|
|
};
|
|
|
|
/include/ "pq3-sec3.3-0.dtsi"
|
|
/include/ "pq3-mpic.dtsi"
|
|
/include/ "pq3-mpic-timer-B.dtsi"
|
|
|
|
/include/ "pq3-etsec2-0.dtsi"
|
|
enet0: enet0_grp2: ethernet@b0000 {
|
|
};
|
|
|
|
/include/ "pq3-etsec2-1.dtsi"
|
|
enet1: enet1_grp2: ethernet@b1000 {
|
|
};
|
|
|
|
global-utilities@e0000 {
|
|
compatible = "fsl,p1022-guts";
|
|
reg = <0xe0000 0x1000>;
|
|
fsl,has-rstcr;
|
|
};
|
|
|
|
power@e0070{
|
|
compatible = "fsl,mpc8536-pmc", "fsl,mpc8548-pmc";
|
|
reg = <0xe0070 0x20>;
|
|
};
|
|
|
|
};
|
|
|
|
/include/ "pq3-etsec2-grp2-0.dtsi"
|
|
/include/ "pq3-etsec2-grp2-1.dtsi"
|