beca8ccce4
This is a driver for the AVPLLs built upon a VCO with 8 channels each found on Marvell Berlin2 SoCs. While both VCOs found on BG2/BG2CD share the same register set, sometimes registers shifts for one of the VCOs are a bit off. Nothing serious that should require a separate driver, so deal with both VCOs in a single driver instead. Signed-off-by: Alexandre Belloni <alexandre.belloni@free-electrons.com> Signed-off-by: Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com> Signed-off-by: Mike Turquette <mturquette@linaro.org>
37 lines
1.3 KiB
C
37 lines
1.3 KiB
C
/*
|
|
* Copyright (c) 2014 Marvell Technology Group Ltd.
|
|
*
|
|
* Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com>
|
|
* Alexandre Belloni <alexandre.belloni@free-electrons.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms and conditions of the GNU General Public License,
|
|
* version 2, as published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
* more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along with
|
|
* this program. If not, see <http://www.gnu.org/licenses/>.
|
|
*/
|
|
#ifndef __BERLIN2_AVPLL_H
|
|
#define __BERLIN2_AVPLL_H
|
|
|
|
struct clk;
|
|
|
|
#define BERLIN2_AVPLL_BIT_QUIRK BIT(0)
|
|
#define BERLIN2_AVPLL_SCRAMBLE_QUIRK BIT(1)
|
|
|
|
struct clk * __init
|
|
berlin2_avpll_vco_register(void __iomem *base, const char *name,
|
|
const char *parent_name, u8 vco_flags, unsigned long flags);
|
|
|
|
struct clk * __init
|
|
berlin2_avpll_channel_register(void __iomem *base, const char *name,
|
|
u8 index, const char *parent_name, u8 ch_flags,
|
|
unsigned long flags);
|
|
|
|
#endif /* __BERLIN2_AVPLL_H */
|